Contents

What’s New in This Release ........................................ xx
About This Manual .................................................. xx
Customer Support .................................................... xxiii

1. Module Compiler Overview
   What Module Compiler Does .................................. 1-2
   Datapath Design .................................................. 1-2
   Module Compiler Datapath Design .......................... 1-3
   Benefits of Using Module Compiler ......................... 1-5
   Application of Module Compiler ............................. 1-6
   Relationship of Module Compiler to Other Tools ....... 1-7

2. Installation and Setup
   System Administration (Tool Setup) ....................... 2-2
   Platform Requirements ....................................... 2-2
   Licensing ......................................................... 2-2
   Installing ........................................................ 2-4
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hierarchy Through Functions</td>
<td>3-15</td>
</tr>
<tr>
<td>Network Objects</td>
<td>3-17</td>
</tr>
<tr>
<td>Network Attributes</td>
<td>3-18</td>
</tr>
<tr>
<td>Timing</td>
<td>3-19</td>
</tr>
<tr>
<td>Continuous Time Delay</td>
<td>3-20</td>
</tr>
<tr>
<td>Latency and Registers</td>
<td>3-21</td>
</tr>
<tr>
<td>Area</td>
<td>3-24</td>
</tr>
<tr>
<td>Designer Control</td>
<td>3-25</td>
</tr>
<tr>
<td>Technology and Operating Condition</td>
<td>3-25</td>
</tr>
<tr>
<td>Numeric Representation</td>
<td>3-25</td>
</tr>
<tr>
<td>The Architecture</td>
<td>3-26</td>
</tr>
<tr>
<td>Delay Goal</td>
<td>3-27</td>
</tr>
<tr>
<td>Automatic Pipelining</td>
<td>3-27</td>
</tr>
<tr>
<td>Automatic Buffering</td>
<td>3-28</td>
</tr>
<tr>
<td>Logic Optimizer</td>
<td>3-28</td>
</tr>
<tr>
<td>Optimization</td>
<td>3-29</td>
</tr>
<tr>
<td>Clocks</td>
<td>3-29</td>
</tr>
<tr>
<td>External Constraints</td>
<td>3-31</td>
</tr>
<tr>
<td>Testing</td>
<td>3-31</td>
</tr>
<tr>
<td>Naming</td>
<td>3-32</td>
</tr>
<tr>
<td>Degenerate Cases</td>
<td>3-32</td>
</tr>
</tbody>
</table>

4. Graphical User Interface

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>GUI Overview</td>
<td>4-3</td>
</tr>
<tr>
<td>Action Buttons</td>
<td>4-6</td>
</tr>
</tbody>
</table>
Module Compiler Input Fields .................................................. 4-6
File Menu (File Manipulation and Sessions) .............................. 4-9
  Defining and Controlling Sessions .................................. 4-9
  Setting Options ....................................................... 4-10
Synthesis Menu .............................................................. 4-13
  More Options ......................................................... 4-15
  Synthesis Status Display ............................................ 4-16
Optimization Menu ......................................................... 4-17
  Optimization Status Display ...................................... 4-25
Reports Menu (Report Generation) ....................................... 4-26
View Menu (Module Compiler Output) .................................... 4-29
Build Menu .................................................................. 4-33
Library Menu (Module Compiler Library Options) ..................... 4-35
Options Menu (Module Compiler General Options) .................... 4-37
Help Menu .................................................................. 4-39
Graphical User Interface Shortcuts ...................................... 4-39

5. Module Compiler Language Guide

Module Compiler Language Overview ..................................... 5-3
General Layout of the Input ............................................... 5-3
Modules ..................................................................... 5-6
Variables, Operators, and Expressions .................................. 5-8
  Signal Variables ....................................................... 5-9
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temporary Signal Variables</td>
<td>5-13</td>
</tr>
<tr>
<td>Integer Variables</td>
<td>5-16</td>
</tr>
<tr>
<td>String Variables</td>
<td>5-20</td>
</tr>
<tr>
<td>Constants</td>
<td>5-22</td>
</tr>
<tr>
<td>Global Variables</td>
<td>5-24</td>
</tr>
<tr>
<td>Attributes and Directives</td>
<td>5-25</td>
</tr>
<tr>
<td>Macro Preprocessor</td>
<td>5-27</td>
</tr>
<tr>
<td><code>#define</code></td>
<td>5-28</td>
</tr>
<tr>
<td><code>#include</code></td>
<td>5-29</td>
</tr>
<tr>
<td><code>#ifdef</code></td>
<td>5-29</td>
</tr>
<tr>
<td>Input Flow Control</td>
<td>5-30</td>
</tr>
<tr>
<td>Substitution <code>{ }</code></td>
<td>5-31</td>
</tr>
<tr>
<td>Conditional Block (if/else)</td>
<td>5-32</td>
</tr>
<tr>
<td>Loops (replicate, repl)</td>
<td>5-34</td>
</tr>
<tr>
<td>Functions</td>
<td>5-39</td>
</tr>
<tr>
<td>User-Defined String and Integer Functions</td>
<td>5-42</td>
</tr>
<tr>
<td>Specifying Variable Function Argument Lists</td>
<td>5-43</td>
</tr>
<tr>
<td>Argument Types</td>
<td>5-46</td>
</tr>
<tr>
<td>Declaring Variables</td>
<td>5-51</td>
</tr>
<tr>
<td>Local Variables</td>
<td>5-51</td>
</tr>
<tr>
<td>Calling Conventions</td>
<td>5-51</td>
</tr>
<tr>
<td>Built-in Functions</td>
<td>5-53</td>
</tr>
<tr>
<td>Messages</td>
<td>5-54</td>
</tr>
<tr>
<td>Information Message</td>
<td>5-55</td>
</tr>
<tr>
<td>Warning Message</td>
<td>5-55</td>
</tr>
</tbody>
</table>
6. Module Compiler Language Usage

Module Compiler Language Details ................................. 6-3
   Module Definition .............................................. 6-3
   Module Naming ................................................... 6-3
   Signal Interface ................................................. 6-4
   I/O Constraints .................................................. 6-4
   Module Parameters ............................................ 6-5
   Constants ....................................................... 6-7
   Integer Variables .............................................. 6-8
   Operands ........................................................ 6-8

Function Library .................................................... 6-10

Asynchronous Set-Reset Flip-Flop Support ....................... 6-13
   async_preset and async_clear ................................ 6-14
   Using Flip-Flops With Active-High Clear and/or Preset .... 6-15
   Signals Connected to Clear and Preset ....................... 6-15
   Using async_clear and async_preset Attributes ............. 6-17
   async_clear and async_preset Known Limitations .......... 6-18

Assignment Operator (=) ........................................... 6-23

Operators and Functions Based on Addition ..................... 6-25
   Synthesis Attributes Affecting Addition Operators ......... 6-26
   Functions Based on Addition .................................. 6-29
   Carry-Save ....................................................... 6-29
Logical, Reduction, Shift, and MUX Operators .......................... 6-30
  Logical Operators: &!, |, and ^ ........................................ 6-30
  Reduction Operators ..................................................... 6-32
  Comparison Operators .................................................... 6-33
    The Equality Test ....................................................... 6-33
    The Not-Equal-To Test .................................................. 6-33
    Other Comparison Operators ......................................... 6-33
    Equality Comparison .................................................. 6-34
  Selectop ........................................................................ 6-34
  Rotate and Shift ............................................................. 6-34
  Multiplexing .................................................................... 6-38
  Multiplexer Architectures ............................................... 6-38
  Multiplexer-Based Architectures ....................................... 6-39
  ANDOR-Based Architectures .............................................. 6-39
  Three-State-Based Architectures ....................................... 6-40
  Decoding ......................................................................... 6-41

Format Conversion Circuits .................................................. 6-41
  Saturation ....................................................................... 6-41
  Normalize ........................................................................ 6-42

Sequential Circuits ............................................................. 6-44
  Sequential Functions ....................................................... 6-45

State Registers ................................................................. 6-46

Scan Cells ......................................................................... 6-47
  Scan Test ........................................................................ 6-47
  Scan Cell Support ............................................................ 6-48

Synthesizing Sequential Designs With Scan Cells .................. 6-48
Group Timing and Pipelining ................................................. 6-75
delay ................................................................. 6-75
pipeline ............................................................. 6-76
Multiple Delay Goals ................................................... 6-76
Disabling Module Compiler Logic Optimization ................. 6-78
Disabling Design Compiler Optimization ......................... 6-79
Report Control .......................................................... 6-79
Group Analysis .......................................................... 6-80
Path Analysis ........................................................... 6-82
Creating a Video Processor ............................................. 6-84
Optimizing Performance and Area .................................. 6-85

7. Technology Library Support

Library Functionality ..................................................... 7-3
Delay, Capacitance, and Area Units ................................. 7-4
CBA and Non-CBA Libraries ........................................... 7-4
Timing Models ............................................................... 7-5
Setup and Hold Time Models .......................................... 7-7
Wire Load Models .......................................................... 7-7
Derating Model ............................................................... 7-9
Resistance Models .......................................................... 7-10
Sequential Models .......................................................... 7-11
Required and Recommended Cell Sets ............................ 7-11
Getting More-Detailed Design Report Information ............... 8-40
  User-Defined Group Reports ..................................... 8-40
  User-Defined Critical Paths ..................................... 8-43
Running Design Compiler .......................................... 8-49
  Constraint and Command Files .................................. 8-50
  Running Design Compiler With RAM Designs ................... 8-51
  Using Design Compiler for Optimization ....................... 8-51
Debugging ............................................................ 8-53
  Flattening the Input ............................................. 8-53
Syntax and Synthesis Errors and Warnings ....................... 8-55
  Logic Errors ....................................................... 8-56
  Poor Combinational Timing ....................................... 8-57
  Pipelining Problems and Excessive Flip-Flop Usage .......... 8-60
  Carry-Save Problems ............................................ 8-61
  Rule Violations .................................................. 8-61
  Data Format Problems ............................................ 8-62
  Extreme Structures .............................................. 8-62
  Poor Utilization .................................................. 8-62
  Excessive Runtime and Memory Usage ........................... 8-63
Optimization .......................................................... 8-63
  Module Compiler Strategy ....................................... 8-64
  Design Strategy ................................................... 8-66
  Optimization Example ............................................. 8-68
9. Advanced Topics

Arithmetic Computation ........................................... 9-3
   Sign Extension ................................................. 9-5
   Addition and Subtraction ...................................... 9-7

Multiplication ......................................................... 9-8
   Non-Booth-Encoded Multiplier .............................. 9-8
   Booth-Encoded Multiplier ................................... 9-9
   Signed Multiplier .............................................. 9-10
   Constant Multiplier .......................................... 9-10
   Squaring Multiplier .......................................... 9-11

Rounding .............................................................. 9-11
   Simple Rounding .............................................. 9-11
   Internal Rounding ............................................ 9-13
      Internal Rounding Examples ............................. 9-16

Wallace Tree Reduction ............................................ 9-22

Carry-Propagate Adder Optimization .......................... 9-23

Carry-Propagate Adder Architectures ......................... 9-24

Ripple Adder Optimization ...................................... 9-27

Carry-Save Operands .............................................. 9-29
   Individually Accessing Carry-Save Signals ............. 9-32
      Using the csconvert function .......................... 9-33
      Guidelines for csconvert Usage ...................... 9-35

AND, OR, and XOR .................................................. 9-37
10. Module Compiler Pipelining

Pipeline Overview .................................................. 10-2
Design Retiming in Design Compiler ......................... 10-3
Automatic Input and Output Registering .................. 10-4
  Input Registering With pipestall, Clear, or Preset ...... 10-8
Pipelining Flows and Concepts .................................. 10-9
  Manual Pipelining ............................................. 10-9
  Automatic Pipelining ....................................... 10-10
User-Specified Output Latency ............................... 10-10
Stalling ......................................................... 10-12
  Support for ensreg With pipestall ..................... 10-12
Handling Latency .................................................. 10-13
  Resolving Latency .......................................... 10-13
User-Specified Input Latency ............................... 10-16
Matching Latency .................................................. 10-18
Pipeline Loaning .................................................. 10-19

11. Using Module Compiler in the Design Compiler Shell

Overview of dc_shell ............................................. 11-3
Enabling Module Compiler in dc_shell ....................... 11-4
Setting Up Libraries ............................................. 11-4
Reading In Module Compiler Language
  Design Files (read_mcl) ..................................... 11-5
  Syntax ......................................................... 11-5
Example ................................................................. 11-6
Setting Constraints Specific to Module Compiler ...... 11-6
Setting dc_shell Constraints ............................ 11-7
Synthesizing the Module Compiler Design (compile_mcl) ... 11-8
  Syntax ................................................................. 11-8
  Example ................................................................. 11-9
Creating Module Compiler Reports .......................... 11-9
Example Script ......................................................... 11-10
  Log File Generated From Example Script ................. 11-13
Limitations ............................................................... 11-16

12. Synopsys Design Constraints

  Overview of Synopsys Design Constraints ................. 12-2
  SDC Commands ......................................................... 12-2
  SDC Units ............................................................... 12-4
Using SDC With Module Compiler ............................. 12-5
  Using SDC With Module Compiler Within the
dc_shell Environment ................................................. 12-5
  Using SDC With Module Compiler Stand-Alone ............. 12-7
Precedence Order for Constraints ............................. 12-9
Bitwise Constraints on Input and Output Ports ............. 12-10
  Bitwise Constraints on Input Ports ......................... 12-11
  Bitwise Constraints on Output Ports ....................... 12-12
Checking Reports of Constraints Used by Module Compiler . 12-13
13. Clock Gating

   Licenses and Flows .................................................. 13-2
     Required Licenses for Module Compiler Clock Gating .......... 13-2
     Supported Clock-Gating Flows ................................. 13-2
   Using Module Compiler Clock Gating in dc_shell .............. 13-3
   Using Module Compiler Netlist for Power Compiler .......... 13-8

Index
Preface

The Module Compiler User Guide introduces the basic principles of the Module Compiler tool from Synopsys, version X-2005.09, and describes how Module Compiler facilitates the task of ASIC datapath design. This preface includes the following sections:

- What's New in This Release
- About This Manual
- Customer Support
What’s New in This Release

Information about new features, enhancements, and changes; known problems and limitations; and resolved Synopsys Technical Action Requests (STARs) is available in the Module Compiler Release Notes in SolvNet.

To see the Module Compiler Release Notes,


2. If prompted, enter your user name and password. (If you do not have a Synopsys user name and password, follow the instructions to register with SolvNet.)

3. Click Release Notes in the Main Navigation section, (on the left), move your pointer to Module Compiler, then choose the release you want in the menu that appears.

About This Manual

This section provides information on related publications, online resources, conventions, and customer support.

Audience

This manual is for designers who are familiar with

- VHDL or Verilog
- The UNIX operating system
• The X Window System
• The basic concepts of synthesis and simulation

Prior knowledge of computer-aided engineering (CAE) tools, ASIC design flow, and digital hardware structures is helpful.

Related Publications
For additional information about Module Compiler, see

• The Module Compiler Reference Manual, which covers in detail keywords, operators, functions, environmental variables, and error messages.
• Synopsys Online Documentation (SOLD), which is included with the software for CD users or is available to download through the Synopsys Electronic Software Transfer (EST) system
• Documentation on the Web, which is available through SolvNet at http://solvnet.synopsys.com
• The Synopsys MediaDocs Shop, from which you can order printed copies of Synopsys documents, at http://mediadocs.synopsys.com

You might also want to refer to the documentation for the following related Synopsys products:

• Physical Compiler
• Design Compiler
• Power Compiler
**Conventions**

The following conventions are used in Synopsys documentation.

<table>
<thead>
<tr>
<th>Convention</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Courier</td>
<td>Indicates command syntax.</td>
</tr>
<tr>
<td><em>Courier italic</em></td>
<td>Indicates a user-defined value in Synopsys syntax, such as <code>object_name</code>. (A user-defined value that is not Synopsys syntax, such as a user-defined value in a Verilog or VHDL statement, is indicated by regular text font italic.)</td>
</tr>
<tr>
<td><em>Courier bold</em></td>
<td>Indicates user input—text you type verbatim—in Synopsys syntax and examples. (User input that is not Synopsys syntax, such as a user name or password you enter in a GUI, is indicated by regular text font bold.)</td>
</tr>
<tr>
<td>[]</td>
<td>Denotes optional parameters, such as <code>pin1 [pin2 ... pinN]</code></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>_</td>
<td>Connects terms that are read as a single term by the system, such as <code>set_annotated_delay</code></td>
</tr>
<tr>
<td>Control-c</td>
<td>Indicates a keyboard combination, such as holding down the Control key and pressing c.</td>
</tr>
<tr>
<td>\</td>
<td>Indicates a continuation of a command line.</td>
</tr>
<tr>
<td>/</td>
<td>Indicates levels of directory structure.</td>
</tr>
<tr>
<td>Edit &gt; Copy</td>
<td>Indicates a path to a menu command, such as opening the Edit menu and choosing Copy.</td>
</tr>
</tbody>
</table>
Customer Support

Customer support is available through SolvNet online customer support and through contacting the Synopsys Technical Support Center.

Accessing SolvNet

SolvNet includes an electronic knowledge base of technical articles and answers to frequently asked questions about Synopsys tools. SolvNet also gives you access to a wide range of Synopsys online services including software downloads, documentation on the Web, and “Enter a Call to the Support Center.”

To access SolvNet,

2. If prompted, enter your user name and password. (If you do not have a Synopsys user name and password, follow the instructions to register with SolvNet.)

If you need help using SolvNet, click HELP in the top-right menu bar or in the footer.
Contacting the Synopsys Technical Support Center

If you have problems, questions, or suggestions, you can contact the Synopsys Technical Support Center in the following ways:

- Open a call to your local support center from the Web by going to http://solvnet.synopsys.com (Synopsys user name and password required), then clicking “Enter a Call to the Support Center.”

- Send an e-mail message to your local support center.
  - E-mail support_center@synopsys.com from within North America.
  - Find other local support center e-mail addresses at http://www.synopsys.com/support/support_ctr.

- Telephone your local support center.
  - Call (800) 245-8005 from within the continental United States.
  - Call (650) 584-4200 from Canada.
  - Find other local support center telephone numbers at http://www.synopsys.com/support/support_ctr.
Welcome to the Module Compiler tool, synthesis and optimization software that facilitates high-performance ASIC datapath design.

This chapter includes the following sections:

- What Module Compiler Does
- Benefits of Using Module Compiler
- Application of Module Compiler
- Relationship of Module Compiler to Other Tools
What Module Compiler Does

With the advent of system on a chip (SoC), datapath content is increasing rapidly. In the past, datapaths were simple and regular. Current datapath designs in video, graphics, and other signal-processing applications are complex and irregular.

Datapath Design

A computational system typically consists of the storage, the control logic, and the computation engine. The computation engine can be built with elements that are as simple as adders and multipliers or as complicated as finite impulse response (FIR) filters or floating-point processors.

A datapath describes elements as well as the interconnections between them. In the context of ASIC technology, *datapath* refers to the part of an IC that does the computing. In the context of Module Compiler, a datapath is a network of computational and sequential objects, as shown in Figure 1-1.
Module Compiler Datapath Design

As datapaths have become more irregular and complex, the traditional layout approach to datapath design has broken down. This has forced designers to manually create their datapaths or develop their own in-house utilities. With manual methods and increasing complexity, it is difficult to quickly determine the best architecture and create a suitable datapath circuit.

Module Compiler, a tool for designing datapaths for ASICs, simplifies and automates datapath design. It builds faster and smaller datapaths in less time than traditional datapath design.

One strength of Module Compiler is that it facilitates architectural exploration, helping you quickly find a final architectural candidate. This process is helped through Module Compiler Language, which specifically addresses datapath design. Also, the speed of Module Compiler allows you to synthesize and quickly explore several
architectural choices to determine the best design candidate. Architectural exploration is covered in more detail in Chapter 3, “Key Concepts and Constraints.”

Another strength of Module Compiler is that it is integrated with other Synopsys products, such as the Physical Compiler tool. You can use Module Compiler for fast architectural exploration. Then you can use Physical Compiler to physically optimize your datapath design.

Module Compiler can be run from a graphical user interface (GUI), or you can run it in a Design Compiler or Physical Compiler shell. Module Compiler also integrates with Synopsys Power Compiler to clock-gate a Module Compiler design.

For input, Module Compiler accepts datapath descriptions through the use of Module Compiler Language. Based on your input, Module Compiler synthesizes your datapath into an optimized gate-level circuit that can be integrated with other components of your chip.

Module Compiler synthesizes and optimizes every datapath component in the context of its use. In addition, it provides many advanced techniques that help designers improve productivity. For example, it helps manage latencies and automatically inserts pipelines.

For output, Module Compiler generates a netlist and a Verilog/VHDL behavioral model. You can use the behavioral model in the functional verification of your designs. Module Compiler can generate Verilog, VHDL, EDIF, or Synopsys database format (.db) netlists. You can generate a .db netlist if you have Module Compiler version 1999.05 or later.
Benefits of Using Module Compiler

Module Compiler provides several features for datapath creation. Other tools have some of them, but you need all the features Module Compiler provides for high-performance datapath synthesis and optimization. Specifically,

- Module Compiler facilitates direct and concise descriptions for datapath structures, making it easier to design a datapath and manage its complexity.
- Module Compiler provides quick synthesis output to accurately report performance of different datapath architectures.
- Module Compiler provides integration with several Synopsys tools, such as physical synthesis, physical retiming, and clock-gating datapath designs created in Module Compiler Language. You can easily pass constraints to these tools, using a shared set of Synopsys Design Constraints.
- Module Compiler uses advanced synthesis techniques to achieve datapath performance.
- Module Compiler alleviates the need for special scripts and case tools. It lets you focus more on datapath design and achieve shorter time to market.
- The synthesis speed of Module Compiler, together with your direct synthesis control, facilitates architectural exploration.
- Module Compiler provides automatic pipelining, latency management, signed/unsigned signal handling, and internal rounding. The latter can be used for area-versus-accuracy tradeoff.
- Module Compiler provides built-in functional primitives (shifting, rotation, squaring, saturation, and normalization) that accelerate coding and reduce design time.

- Module Compiler also provides several graphics-related functions, such as gfxBlend, gfxLogicOp, and gfxBit.

- The Module Compiler timing-driven datapath structures, such as bit-optimized Wallace trees, carry-save structures, and hybrid adders, allow Module Compiler to achieve high quality of results (QoR).

- The Module Compiler arithmetic operator merging improves design performance.

- The Module Compiler parameterizable input and technology-independent synthesis facilitate scalability and portability across different vendor processes.

- Module Compiler can synthesize and optimize Module Compiler Language designs in dc_shell and psyn_shell.

---

**Application of Module Compiler**

Module Compiler is useful in high-performance, datapath-intensive ASIC designs. These designs are typically found in 3-D, multimedia, high-sample-rate digital signal processing (DSP), and other signal processing applications that involve extensive data conversion and manipulation.
Relationship of Module Compiler to Other Tools

Module Compiler complements other Synopsys products, including the Design Compiler and VCS tools. Figure 1-2 is a diagram of the relationships between Module Compiler, VCS, and Design Compiler.

Figure 1-2 Module Compiler, VCS, and Design Compiler
Module Compiler shares the same database format as Design Compiler and Physical Compiler. It outputs a gate-level netlist that can be used by VCS for simulation or by Design Compiler for further synthesis. Module Compiler synthesizes datapaths by using datapath structural logic and complements Design Compiler and Physical Compiler in the ASIC design flow.
Installation and Setup

This chapter describes how to install Module Compiler and set up the user and group environments. It has the following sections:

- System Administration (Tool Setup)
- First-Run Checklist
- Building Pseudocell Libraries
- Module Compiler Environment Variables
- Using the Module Compiler Properties File
System Administration (Tool Setup)

This section and the following sections of this chapter are for those who install and maintain Module Compiler. If this does not pertain to you, skip to the next chapter, Chapter 3, “Key Concepts and Constraints.” This section covers platform requirements, licensing, installation, directories, environment variables, and pseudocell generation.

Platform Requirements

The GUI for Module Compiler requires the X Window System. The command-line interface for Module Compiler can be used in any terminal environment. The platform requirements are as follows:

- UNIX workstation

  See the *Installation Guide* for more information.

- Main memory: 128 MB

- Swap space: 250 MB

- Disk space: 250 MB

Licensing

This program requires an MC-Pro-version license key. Module Compiler uses Synopsys Common Licensing (SCL). Synopsys licensing software, installation and configuration—and the documentation describing it—are now separate from Module Compiler as well as from all other Synopsys tools.
You install, configure, and use a single copy of SCL for all Synopsys tools. Because SCL provides a single common licensing base for all Synopsys tools, it reduces your licensing administration effort. The following resources help you install and configure the SCL software:

- **Common Licensing Installation and Administration Guide**

  This guide provides the following information:
  - Detailed SCL installation and configuration instructions, especially useful to the first-time installer
  - Conceptual information about SCL and licensing in general
  - Multiple examples of license key files, with an explanation of the lines and license keys and the data fields composing them
  - Details on migration to SCL from previous Synopsys product-specific licensing systems
  - Details on SCL maintenance processes and legacy licensing concerns
  - Troubleshooting guidelines

Installation of Synopsys tools and SCL is not order dependent. You can install SCL before or after you install your Synopsys tools, but you cannot use Synopsys tools reliant on SCL until you have installed and configured SCL.

For help with licensing issues, contact your application consultant.
**Installing**

This section covers installation of Module Compiler, which is installed with other synthesis tools such as Design Compiler. For more information, see the *Installation Guide*. The `mcinst` command has been made obsolete.

After installation, follow the instructions in “Default Values of Module Compiler Environment Variables” on page 2-10 and “Building Pseudocell Libraries” on page 2-14.

The next section, “Directory Structure,” briefly covers important files in the Module Compiler installation.

**Directory Structure**

Once installation is successful, you should see a directory structure similar to the diagram in Figure 2-1.
For information on setting the $SYNOPSYS directory, see the *Installation Guide*. $MCDIR is automatically installed under $SYNOPSYS. This directory has read-only software directories and directories for local or site-specific customization. Do not modify the read-only portion of the directory tree; it should be preserved in its original state.
The directories under $MCDIR are described below.

- The demo/bin/demo_setup script extracts the Module Compiler demos and places them in a directory you specify and from which you plan to run Module Compiler. Before you run the Module Compiler demos, run the script to extract the demos.

- The localadm directory contains local administration and setup files.
  - Use the localadm/setup.csh or localadm/setup.sh script as a source script for initializing your UNIX C or Bourne shell environment, respectively.
  - The localadm/mc.env file contains site-specific settings for Module Compiler environment variables.

- The tech directory typically contains technology-specific library files, including the .db libraries. This approach is not required but is convenient. When you are creating pseudocell libraries, Module Compiler writes them into the tech directory.

- The adm, lib, and scripts directories are for Module Compiler usage. You do not need to be concerned about the contents of these directories.
UNIX Environment Variables

Module Compiler uses a few UNIX environment variables. You can initialize most of these variables by using the localadm/setup.csh or localadm/setup.sh source script.

The environment variables covered in this chapter are for all users of Module Compiler and/or system administrators. If you are an advanced user of Module Compiler, you might want to look at the complete set of environment variables in the Module Compiler Reference Manual.

Table 2-1 identifies and defines the various UNIX environment variables Module Compiler uses. The next section covers technology-specific environment variables it employs.

<table>
<thead>
<tr>
<th>Type</th>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Module Compiler</td>
<td>MCDIR</td>
<td>The path name of the software installation point. This is the Module Compiler root directory location. Required.</td>
</tr>
<tr>
<td>Module Compiler</td>
<td>MCLIBDIR</td>
<td>The path name of the technology library directory. This directory holds all the technology libraries for Module Compiler, including any pseudocell libraries. Required.</td>
</tr>
</tbody>
</table>
Assuming that the technology library has been properly set up, sourcing the setup.csh or setup.sh scripts automatically sets the MCDIR, MCLIBDIR, and MCENVDIR UNIX environment variables.

Table 2-1 UNIX Environment Variables (Continued)

<table>
<thead>
<tr>
<th>Type</th>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Module Compiler</td>
<td>MCENVDIR</td>
<td>In addition to the UNIX environment variables, there are several Module Compiler environment variables you specify in mc.env files. These are not UNIX variables. Required. The Module Compiler environment variables are described in the Module Compiler Reference Manual. MCENVDIR is a list of path names to directories that contain mc.env files. The directory dot (.) is implied at the beginning of the list. The priority decreases from left to right, so the variables set in the working directory have the highest priority, followed by the other directories in the list. Optional. Module Compiler uses :$MCDIR/adm if MCENVDIR is not defined.</td>
</tr>
<tr>
<td>License</td>
<td></td>
<td>See “Licensing” on page 2-2 for more information.</td>
</tr>
</tbody>
</table>
Library Technology-Specific Module Compiler Variables

Module Compiler shares several environment variables that are specified in mc.env files. These Module Compiler environment variables are described in the *Module Compiler Reference Manual*. Some of these variables have technology-specific versions.

A technology-specific Module Compiler environment variable has the technology name you append to the normal variable name. For example, given a variable named `dp_tech_lib`, you can append a technology “XYZ” to create a technology-specific Module Compiler environment variable named `dp_tech_lib_XYZ`.

<table>
<thead>
<tr>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>dp_tech_lib_XYZ</code></td>
<td>A comma-separated list of .db files. You must include the full path of the file names. These .db files constitute the technology library.</td>
</tr>
<tr>
<td><code>dp_dc_wireload_XYZ</code></td>
<td>The named wire load model from the technology library.</td>
</tr>
<tr>
<td><code>derate_slow_named_opcond_XYZ</code></td>
<td>The named operating condition from the technology library that is used when the operating condition is slow.</td>
</tr>
<tr>
<td><code>derate_typ_named_opcond_XYZ</code></td>
<td>The named operating condition from the technology library that is used when the operating condition is typ.</td>
</tr>
<tr>
<td><code>derate_fast_named_opcond_XYZ</code></td>
<td>The named operating condition from the technology library that is used when the operating condition is fast.</td>
</tr>
</tbody>
</table>
Table 2-2 identifies and defines the technology-specific Module Compiler environment variables. “XYZ” is used as a placeholder for the technology name. When a variable has technology-independent as well as technology-specific versions, the technology-specific version has the higher precedence.

Default Values of Module Compiler Environment Variables

Module Compiler shares several environment variables that are specified in mc.env files.

Note:
In practice, you need to set only a few of these variables, if any. The software installation stores default values for all these variables in the $MCDIR/adm/mc.env file.

The system administrator can override these default values for all users by setting Module Compiler environment variables in the $MCDIR/localadm/mc.env file. This is a convenient way to set preferences for an entire group.

The technology-specific Module Compiler environment variables are the variables the system administrator most commonly needs to manage in the $MCDIR/localadm/mc.env file. To initialize the technology-specific Module Compiler environment variables, follow the steps below.

These instructions assume that the software installation point is /mc2001.08 and that the technology name is XYZ.
1. Initialize your UNIX environment in the C shell or Bourne shell.
   For C shell, use
   
   % source /$SYNOPSYS/mc/localadm/setup.csh
   
   For Bourne shell, use
   
   % . /SYNOPSYS/mc/localadm/setup.sh

2. Change the directory to the localadm directory:
   
   % cd $MCDIR/localadm

3. Execute the following command (where XYZ is the technology):

   % mcenv dp_dc_wireload_XYZ my_wire_load

   Replace *my_wire_load* with a named wire load model from the .db libraries:
   
   % mcenv derate_slow_named_opcond_XYZ my_worst
   
   % mcenv derate_typ_named_opcond_XYZ my_typical
   
   % mcenv derate_fast_named_opcond_XYZ my_best

   Replace *my_worst*, *my_typical*, and *my_best* with named operating conditions from the .db libraries.

4. Set the *dp_tech_lib_XYZ* variable according to the location of the library files for the XYZ technology.

   Assume that the XYZ technology has two .db library files. If these files are in the $MCDIR/tech directory, execute the following command:
   
   % mcenv dp_tech_lib_XYZ '(MCLIBDIR)/XYZ.db, (MCLIBDIR)/XYZ_wires.db'
If the .db files for the XYZ technology are in the
/my/dbs/go/here directory, execute the following command:

    % mcenv dp_tech_lib_XYZ '/my/dbs/go/here/
       XYZ.db, /my/dbs/go/here/XYZ_wires.db'

Additional information on library file setup can be found online in
SolvNet. See the preface of this manual to find more information
on accessing SolvNet.

---

First-Run Checklist

To get started with Module Compiler, follow the steps in this section.
If you are the administrator and need to install and maintain Module
Compiler, follow the steps in “System Administration (Tool Setup)” on
page 2-2.

The following steps assume that Module Compiler has been properly
installed. To run Module Compiler for the first time,

1. Create a new directory.

   In this example, the directory is mcproj:

       % mkdir mcproj
       % cd mcproj

2. Initialize your UNIX environment.

   In most cases, the administrator will have placed the necessary
   path information in the setup.csh file, so you need to enter the
   path to that file.
For C shell, it is

	% source /$SYNOPSYS/mc/localadm/setup.csh

For Bourne shell, it is

	% ./$SYNOPSYS/mc/localadm/setup.sh

Sourcing the C shell or Bourne shell scripts sets the variables pointing to the Module Compiler program and the variables pointing to the directories of the technology libraries.


After initializing your UNIX environment, start Module Compiler, using the -tech switch to specify the technology library you want Module Compiler to use. You must specify the technology file containing the smallest inverter in the library first. Module Compiler defines the technology library with the smallest inverter as the main library. If you do not list the main library first, Module Compiler might exit abnormally and fail to build the pseudocell library, or it might build a suboptimal circuit.

	% mc -tech XYZ

This command loads the library you specify (XYZ) and runs Module Compiler in GUI mode.

Note:

Module Compiler cannot run without a technology library. You must have a pseudocell library to run Module Compiler with a given technology library. For information on how to generate pseudocells, see “Building Pseudocell Libraries.”
4. Test Module Compiler.

You will want to test whether your installation of Module Compiler was successful. To test it, click the Do All button. Module Compiler then builds an 8-bit adder, showing its progress in the status window and the log window.

The following sections cover information relevant to subsequent runs of Module Compiler. The final section focuses on Module Compiler system administration issues.

Building Pseudocell Libraries

Module Compiler can construct all cells (excluding basic cells) as pseudocells, if they are not available as native cells in your technology library. This section describes two pseudocell generation flows. Figure 2-2 is an overview of the pseudocell generation flow.
Figure 2-2  Pseudocell Generation Process

- Module Compiler Language
- Design environment
  - Wire load model, operating conditions, don’t use cells

Regenerate pseudocells?

- YES
- NO

Global Cache

- Pseudocell library
  - EDIF and SCDF wire load model, operating conditions, don’t use cells

Module Compiler library processor

Pseudocell library

Synthesize and optimize

Netlist

Local Cache

- Pseudocell library
  - EDIF and SCDF wire load model, operating conditions, don’t use cells

Technology library
Overview of Pseudocell Generation Flows

Module Compiler datapath synthesis requires that some generic functions be implemented as cells in the synthesis library. However, most of the technology libraries do not have functionally equivalent cells for the generic functions Module Compiler requires.

To address this problem, Module Compiler provides a pseudocell generation capability to build required generic functions as pseudocells. These cells are used during synthesis and are flattened in the final netlist Module Compiler generates.

There are two new flows for pseudocell generation:

- The automatic pseudocell generation flow, which occurs automatically during runtime (building the local cache)
  - Module Compiler creates pseudocells automatically during runtime for specified wire load models and operating conditions. You can specify these conditions in the mc.env file.
  - Module Compiler uses the local cache to store the pseudocells it generates during runtime.

- The makeMcLibCache flow (Figure 2-3 on page 2-19), in which you use makeMcLibCache to prebuild pseudocells (building the global cache)

Before running Module Compiler, you can elect to prebuild pseudocells and store them in a global cache.

- You prebuild pseudocells for a set of wire load models and operating conditions.
- The global cache you create with `makeMcLibCache` can be shared between designers. Therefore, it is recommended that pseudocell libraries created this way should not be design specific.

- The global cache is *read only*. In other words, Module Compiler only reads from a global cache and never writes to it.

When using the flows, consider the following:

- Module Compiler builds pseudocells automatically only for generic cells that are not present in your technology library.

- Module Compiler gives precedence to a local cache over a global cache.

  For example, if a particular pseudocell exists in both the global and the local cache, Module Compiler reads it from the local cache. Module Compiler reads it from the global cache only if it is not present in the local cache.

**Caution!**

Do not close the Module Compiler Library Options window during automatic pseudocell generation. Doing so results in an error message.
Automatic Pseudocell Generation

Module Compiler *automatically* generates pseudocells for generic functions not available in your technology library.

The automated pseudocell generation flow has these characteristics:

- The automated method provides better results, because it builds pseudocells only for synthesis cells that have no corresponding technology cells.
- The automated flow is easier to use, because you do not have to take the extra step of manually creating pseudocells.
- Each time a wire load model, operating condition, or set of don’t use cells changes, pseudocells are automatically generated with the new conditions.

Note:

Automatic pseudocell generation is enabled with the `dp_buildpseudolib` variable. By default, this variable is set to `+`. Synopsys recommends leaving `dp_buildpseudolib` at its default setting.

Conditions for Automatic Rebuilding of Pseudocells

Module Compiler rebuilds pseudocells automatically during runtime and stores them in a local cache:

- Module Compiler rebuilds pseudocells if the pseudocell library available in a global cache or a local cache contains don’t use cells. Specifically, you apply the `dont_use` attribute to certain cells after pseudocells have been built. Then Module Compiler
automatically rebuilds the local cache pseudocell library. The new local cache pseudocell library does not contain any don’t use cells. No changes are made in the global cache library.

- If the wire load or operating conditions change, Module Compiler automatically rebuilds local cache pseudocells, based on the new wire load models and operating conditions. No changes are made in the global cache library.

- If the technology library changes and is older or newer than the pseudocell library, Module Compiler automatically rebuilds the local cache pseudocell library. No changes are made in the global cache library.

Use of makeMcLibCache Flow to Build a Global Cache Library

You can use the McLibCache flow shown in Figure 2-3 to create a global pseudocell cache library for a given technology, wire load models, and operating conditions.

Figure 2-3  The makeMcLibCache Flow for Global Cache
You can choose to use this flow if you know you need a certain set of wire load models and operating conditions for running Module Compiler. Therefore, use this flow to prebuild a pseudocell library for given sets of wire load models and operating conditions.

Use the `makeMcLibCache` command to prebuild the global cache. For example,

```
makeMcLibCache -tech technology_name -wlm wire_load_model_file -opc operating_condition_file
[-prop dont_use_cell_file][-gbdir global_cache_dir]
```

The `makeMcLibCache` options, as shown in the previous example, are

- `-tech`
  This option specifies the technology library.

- `-wlm`
  This option specifies the file containing the list of wire load models. A wire load model file is required.

Specify one wire load model per line, as shown in Figure 2-4. Do not use commas or semicolons.

**Figure 2-4  Wire Load Model File Example**

```
synlinear 0
synlinear 1
b1x1
b2x2
```

• **-opc**

This option specifies the file containing the list of operating conditions. An operating condition file is required.

To specify the operating conditions in a file, you must specify one per line, as shown in **Figure 2-5**. Do not use commas or semicolons.

**Figure 2-5  Operating Condition File Example**

```plaintext
synlibcond
nom
waccom
wcml
.
.
```

• **-prop**

This option specifies the file containing the list of don’t use cells for the global cache library, which is shared by a group of designers. Using a don’t use file with makeMcLibCache is optional.

To specify a file containing a list of don’t use cells, specify one per line, as shown in **Figure 2-6**. Do not use commas or semicolons.

**Figure 2-6  Properties File for makeMcLibCache**

```plaintext
dont_use mcgen_mule1a
dont_use mcgen_nand4e
dont_use jims_buf1a
dont_use my_nor2b
.
.
```
Note:
Because the pseudocell library built in the global area can be shared with other designers, be careful when you apply `dont_use` on cells in the global cache.

- `gbdir`

This option specifies the directory of the global cache. Using it is optional. By default, `gbdir` points to `./pcellgloballib`.

The following example creates a global cache. Because the technology library name is 400e, the wire load model file name is 400e.wlm, the operating condition file name is 400e.opc, and the desired global cache directory name is `/remote/pcells_g/global_lib`.

```bash
% makeMcLibCache -tech 400e -wlm 400e.wlm -opc 400e.opc -gbdir /remote/pcells_g/global_lib
```

To use this global cache, you enter

```bash
% mcenv dp_pseudotechglobaldir /remote/pcells_g/global_lib
```

in either the working design directory or, if the global cache is shared by others, the `$MCDIR/localadm/` directory.

---

**Specification of Cache Directories**

In the automatic pseudocell generation flow, Module Compiler builds pseudocells automatically and stores them during runtime in a local cache. Alternatively, in the `makeMcLibCache` flow (Figure 2-3), Module Compiler prebuilds the pseudocell library for your specified technology library, wire load model, and operating condition into the global cache.
Module Compiler has two environment variables you can set before using these two pseudocell generation flows:

- **dp_pseudotechlocaldir**
  
  Set this variable when you are using the automatic pseudocell generation flow (building pseudocells during runtime). It specifies the directory of the local cache directory. The default directory is `./pcelllocallib`.

  To change a local cache directory, enter the following at the UNIX prompt, where `local_cache_dir` is the name of the local directory you want to set.

  ```
  % mcenv dp_pseudotechlocaldir local_cache_dir
  ```

- **dp_pseudotechglobaldir**
  
  Set this variable to specify the directory of the global cache directory. The default directory is `./pcellgloballib`.

  To change the global cache directory, enter the following at the UNIX prompt, where `gbl_cache_dir` is the global directory you want to set.

  ```
  % mcenv dp_pseudotechglobaldir gbl_cache_dir
  ```
Rebuilding Local and Global Cache Directories

Rebuild your local and global pseudocell libraries for each new version of Module Compiler. You run the risk that your design might not work if you fail to adopt this practice.

If you have not specified a local cache directory, delete the default local cache directory, ./pcelllocallib., to rebuild the local cache. If you specified a local cache directory name, delete that directory instead. The local cache is created automatically when you run Module Compiler again.

To delete and rebuild the global cache directory, delete the directory specified by the `makeMcLibCache -gbdir` option when building the global cache. After deleting this directory, run `makeMcLibCache` again to create a new global cache directory, which will not be automatically regenerated.

Module Compiler Environment Variables

When you run Module Compiler for the first time in a directory, Module Compiler writes a default mc.env file in that directory. This file stores the Module Compiler environment variable settings.

When you run Module Compiler again, it uses the default environment values stored in the mc.env file. If you do not want to start up in the previous configuration, you can use the `mcevn` utility to change the setting in the mc.env file. Alternatively, you can use a text editor such as vi or emacs to edit the mc.env file.
You can change the default value of an environment variable by using the GUI and/or the `mcenv` utility. The `mcenv` utility stores your new environment variable settings in the mc.env file. For information on the `mcenv` utility, see “Using the mcenv Utility” on page 2-26.

When you run Module Compiler, it writes out a new mc.env file. If you have not made any changes to the Module Compiler environment variables, this file will not change. As a rule, for each directory, Module Compiler writes only one mc.env file.

If you want to run Module Compiler with a different mc.env file, you need to run Module Compiler in a different directory. Then, using the GUI and/or the `mcenv` utility, you can make your changes to the mc.env file in that directory. When you run Module Compiler again in that directory, it uses the settings from the mc.env file in that directory.

In addition to the mc.env file, Module Compiler also supports sessions, which are a collection of all GUI settings for a run, including synthesis, optimization, and report settings. You must explicitly save and load sessions. To do so, choose Sessions from the File menu in the Module Compiler GUI.

Module Compiler stores the settings from your GUI run in a session file and names the session file with a .dps extension. Module Compiler does not require you to use sessions. If you do not use them, it does not create a .dps file in the directory in which it is running.

When running Module Compiler, you can save and load one or more sessions. For each directory, Module Compiler writes one or more .dps files, which means that in a directory, you can save multiple sessions to load and reuse in Module Compiler.
Note:

Do not change any of the settings in mc.env or in the session file when using the Module Compiler GUI. Making environment variable changes when the GUI is running can cause Module Compiler to operate incorrectly.

---

**Using the mcenv Utility**

You can use the `mcenv` utility to set and query Module Compiler environment variables. When you set a Module Compiler environment variable, the `mcenv` utility stores the value in the mc.env file.

When you set an environment variable, using the `mcenv` utility, it is the same as if you used a text editor to add or change the mc.env file.

Note:

Be careful to correctly spell the name of the Module Compiler environment variable when using the `mcenv` utility. The utility does not check to see if the variable name you are entering is a valid Module Compiler environment variable. The `mcenv` utility gives no indication when the variable or setting is incorrect but adds or changes the mc.env file exactly as you have entered it.

When you query the value of an environment variable, the `mcenv` utility first checks in the ./mc.env file for the Module Compiler variable, ensuring that the working directory has the highest priority.

Next, it checks directories in the MCENVDIR list, from left to right, until it locates the environment variable. This is the same mechanism Module Compiler uses when it checks for variable values.
To set a Module Compiler environment variable

- Start the mcenv utility by entering the mcenv command.
- Specify the environment variable name and its new value, as illustrated in the following example, which sets the value of the dp_opcond environment variable to slow:

```bash
% mcenv dp_opcond slow
```

To query the value of most Module Compiler environment variables, you specify the environment variable name, as shown in the following example:

```bash
% mcenv dp_opcond
```

This returns the value of the dp_opcond environment variable.

To query the value of a Module Compiler environment variable that has a technology-specific version, you use the -tech switch:

```bash
% mcenv -tech dp_tech_lib
```

This returns the value of the dp_tech_lib variable with the highest priority. Because all technology-specific variables have higher priority than technology-independent variables, the mcenv command returns the technology-specific version for the current technology, if one exists.
Using the Module Compiler Properties File

Use the Module Compiler properties file to add the `dont_use` property to cells that do not already have the property set to `dont_use` in the `.db` library file. The `dont_use` property has the same meaning in Module Compiler as the `dont_use` property used with `.db` libraries.

You set the name of the properties file by using the `dp_prop_fname` Module Compiler environment variable. Its default value is

```
Module.Compiler.Library_DIR/techname.prop
```

where `techname` is the symbolic name of your technology. The `dp_prop_fname` variable should be specified in the `$MCDIR/localadm/mc.env` file to have the full scope of the `dont_use` property on a library-wide basis.

As shown in Figure 2-7, the properties file format does not allow comments or wildcards. Each row of the properties file consists of `dont_use` followed by a cell name, as shown in the following simple four-line example of a properties file:

```
Figure 2-7  Properties File Format

dont_use  YFD1
dont_use  YFD1S
dont_use  BDCL3
dont_use  JKS1
```
The library report file has information you might use in creating the Module Compiler properties file. Look especially at the “Equivalent Cells” section of the library report because this section, which appears at the very end of the file, lists all cells having the same Boolean function—that is, equivalent cells.

The library report file is written into your working directory when you run Module Compiler. To find this file, look for a file with a .rep suffix. For example, if your symbolic technology name is symbtech10, the name of your library report file is symbtech10.rep.
Key Concepts and Constraints

In this chapter, you learn about fundamental concepts and constraints affecting your use of Module Compiler. It contains the following sections:

- Starting Module Compiler
- Command-Line Interface
- Flow for Building Modules
- Module Compiler Design Flow
- Building Datapaths
- Synthesis and Optimization
- Hierarchy Through Functions
- Network Objects
• Network Attributes
• Designer Control
Starting Module Compiler

For instructions on installing and starting Module Compiler, see “First-Run Checklist” in Chapter 2. By default, Module Compiler runs in GUI mode. Chapter 4, “Graphical User Interface,” describes this GUI in detail. You can also run Module Compiler in batch mode.

When you start Module Compiler, the main window appears, as shown in Figure 3-1. You can use the GUI to specify an input file and enter parameters. The File menu provides a browser to help you locate input files in the UNIX directory structure. You can manually set the parameter lists for synthesis and optimization, or you can have Module Compiler extract them from the input file.

Figure 3-1 The Module Compiler Main Window
Command-Line Interface

Module Compiler supports a command-line interface, which allows you to automate with scripting. Each time you start Module Compiler, it executes the command options you provide, in batch mode, and then exits. In contrast, the GUI provides an easy and interactive point-and-click approach to datapath design and has become the preferred mode.

You can set most of the command-line options through the GUI. However, when you start Module Compiler, you must specify certain options (such as `-gm +` or `-gm -`, indicating whether you want graphics or interactive mode) on the command line.

To see what options are available, enter `mc -h` in an open window. Example 3-1 shows the output that lists the available command-line options.

Example 3-1  mc -h Output of Command-Line Options

Options for program `mc`:

```
-b <HDL Behavioral Model Output Flag (- for no output, + to output)>
-cw <Continue on Warnings (- to stop, + to continue)>
-db <DB Netlist Output Flag (- for no output, + to output)>
-dc_run <Run DC (- to not run, + to run)>
-debugsim <Use Long Instance Names (- for short, + for long)>
-eg <equalize delays globally (- for local, + for global)>
-ep <num of global passes which equalize group delay>
-fp <flatten pseudo cells (- to leave, + to flatten)>
-gi <max global opt iterations>
-gm <graphics mode (- for text, + for graphical)>
-i <input file name>
-il <default input max loads (0.1 std load)>
-l <log file name (- for stdout)>
-lang <HDL (Verilog/VHDL/Verilog_VHDL)>
-layout <Generate Layout Information (- for off, + for on)>
-li <max local opt iterations>
-ln <use group names (- for no, + for yes)>
```
-logmode <log file open mode ('a' or 'w')>
-m <verbose mode: debug, syntax, normal >
-me <max number of errors to print>
-o <optimization type (speed ,size, power, delay in ps)>
-oc <operating condition>
-ol <default output loading (0.1 std load)>
-opt <logic optimization level (0 for none, -1 for all)>
-p <pipeline flag (- for off, + for on)>
-par <input parameters (- for none)>
-pf <parse input before loading libs>
-pi <iteration control file name (- for none)>
-pp <preprocessor (dd,dpp,-)>
-ps <pipelining margin (in ps)>
-r <timing/area report flag (- for none, + to generate)>
-rt <build regular trees (- for off, + for on)>
-sm <support scan test mode (- for off, + for on)>
-sd <leave scan reg in final netlist (- for off, + for on)>
-sdc <Synopsys Design Constraints file (- for none)>
-strict < Strict parsing (+ for on, - for off)>
-t <table file name>
-tech <technology name>
-tl <top level mode (- for off, + for on)>
-to <table output flag (- for none)>
-v <HDL logic model output flag (- for no output, + to output)>
-cg <Clock gating output flag (- to disable, + to enable)>

Table 3-1 lists the command-line options available in Module Compiler, along with their equivalent environment variable and a brief description. Unless otherwise stated, the +|– value indicates + (plus sign) to enable and – (minus sign) to disable.

<table>
<thead>
<tr>
<th>Command-line option</th>
<th>Equivalent environment variable</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>-b</td>
<td>dp_bver_out</td>
<td>+</td>
<td>Behavioral model output flag (+</td>
</tr>
<tr>
<td>-cg</td>
<td>dp_clockgating</td>
<td>-</td>
<td>Sets the clock-gating capability (+</td>
</tr>
<tr>
<td>-cw</td>
<td>dp_contwarn</td>
<td>+</td>
<td>Continue on warning flag (+</td>
</tr>
<tr>
<td>-db</td>
<td>dp_db_out</td>
<td>-</td>
<td>Controls whether a .db netlist is generated (+</td>
</tr>
</tbody>
</table>
**Table 3-1  Module Compiler Command-Line Options (Continued)**

<table>
<thead>
<tr>
<th>Command-line option</th>
<th>Equivalent environment variable</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>-dc_run</td>
<td>dp_dc_run</td>
<td>–</td>
<td>Runs Design Compiler (+</td>
</tr>
<tr>
<td>-debugsim</td>
<td>dp_debugsim</td>
<td>–</td>
<td>Enables and disables the use of debugging names in the netlist models (+</td>
</tr>
<tr>
<td>-eg</td>
<td>dp_equalglob</td>
<td>+</td>
<td>Specifies global equalization (+</td>
</tr>
<tr>
<td>-ep</td>
<td>dp_equalpass</td>
<td>1</td>
<td>Sets number of equalization iterations (1, 2, ...)</td>
</tr>
<tr>
<td>-fp</td>
<td>dp_pseudo_flat</td>
<td>+</td>
<td>Flattens pseudocells (+</td>
</tr>
<tr>
<td>-gi</td>
<td>dp_maxgiter</td>
<td>2</td>
<td>Number of global optimization iterations (1, 2, ...)</td>
</tr>
<tr>
<td>-gm</td>
<td>dp_graphmode</td>
<td>+</td>
<td>Enables graphics mode (+</td>
</tr>
<tr>
<td>-i</td>
<td>dp_in</td>
<td>dp_libpath/test.mcl</td>
<td>Input file name; in GUI mode, the input file name is taken from the session</td>
</tr>
<tr>
<td>-il</td>
<td>dp_inload</td>
<td>400</td>
<td>Default maximum input load, in 0.1 standard load (any positive real number)</td>
</tr>
<tr>
<td>-l</td>
<td>dp_log</td>
<td>–</td>
<td>Log file name (~for standard output)</td>
</tr>
<tr>
<td>-lang</td>
<td>dp_lang_out</td>
<td>verilog</td>
<td>Specifies the simulation language format (Verilog, VHDL, Verilog_VHDL)</td>
</tr>
<tr>
<td>-layout</td>
<td>dp_layout_out</td>
<td>+</td>
<td>Generates relative placement layout output (+</td>
</tr>
<tr>
<td>-li</td>
<td>dp_maxliterate</td>
<td>4</td>
<td>Maximum number of local optimization iterations (1, 2, ...)</td>
</tr>
</tbody>
</table>
### Table 3-1  Module Compiler Command-Line Options (Continued)

<table>
<thead>
<tr>
<th>Command-line option</th>
<th>Equivalent environment variable</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>-ln</td>
<td>dp_longname</td>
<td>–</td>
<td>Enables and disables the use of group names in the netlist models (+</td>
</tr>
<tr>
<td>-logmode</td>
<td>dp_logmode</td>
<td>w</td>
<td>Log file open mode: “a” (append) or “w” (write)</td>
</tr>
<tr>
<td>-m</td>
<td>dp_vmode</td>
<td>normal</td>
<td>Verbose reporting mode (normal, verbose, debug)</td>
</tr>
<tr>
<td>-me</td>
<td>dp_maxerrs</td>
<td>10</td>
<td>Maximum number of similar messages allowed (1, 2, ...)</td>
</tr>
<tr>
<td>-o</td>
<td>dp_opt</td>
<td>speed</td>
<td>Optimization mode (speed, size, or delay goal)</td>
</tr>
<tr>
<td>-oc</td>
<td>dp_opcond</td>
<td>slow</td>
<td>Operating condition (typ, fast, slow)</td>
</tr>
<tr>
<td>-ol</td>
<td>dp_outload</td>
<td>30</td>
<td>Default output load, in 0.1 standard load (any positive real number)</td>
</tr>
<tr>
<td>-opt</td>
<td>dp_logopt</td>
<td>-1</td>
<td>Optimization step selection (-1 all)</td>
</tr>
<tr>
<td>-p</td>
<td>dp_pipe</td>
<td>–</td>
<td>Default pipelining enable flag (+</td>
</tr>
<tr>
<td>-par</td>
<td>dp_param</td>
<td>–</td>
<td>Comma-separated list of parameters (for example, n=4,m=2); use – for no parameters</td>
</tr>
<tr>
<td>-pf</td>
<td>&lt;none&gt;</td>
<td>&lt;none&gt;</td>
<td>If used (for example, mc -tech abc -pf), the input Module Compiler Language file is parsed before the library files are read; otherwise, the library files are read first and then the input file is parsed</td>
</tr>
<tr>
<td>-pi</td>
<td>dp_iter_input_fname</td>
<td>–</td>
<td>Parameter iterator file name (– for no iteration)</td>
</tr>
<tr>
<td>Command-line option</td>
<td>Equivalent environment variable</td>
<td>Default</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------</td>
<td>---------------------------------</td>
<td>---------</td>
<td>-------------</td>
</tr>
<tr>
<td>-pp</td>
<td>dp_preprocessor</td>
<td>mcp</td>
<td>Selects parser (mcp for new parser, dd for old parser)</td>
</tr>
<tr>
<td>-ps</td>
<td>dp_pipemargin</td>
<td>0</td>
<td>Default pipeline margin, in ps (0, 1, ...)</td>
</tr>
<tr>
<td>-r</td>
<td>dp_rep_out</td>
<td>+</td>
<td>Report output file flag (+/-)</td>
</tr>
<tr>
<td>-rt</td>
<td>dp_regtrees</td>
<td>-</td>
<td>Builds regular trees (+/-)</td>
</tr>
<tr>
<td>-sd</td>
<td>&lt;none&gt;</td>
<td>&lt;none&gt;</td>
<td>Scan debug: Scan registers are left in the output netlist; otherwise, they are replaced by nonscan cells</td>
</tr>
<tr>
<td>-sdc</td>
<td>dp_sdc_in</td>
<td>-</td>
<td>Passes an SDC constraints file as an argument to Module Compiler (-for no constraints file)</td>
</tr>
<tr>
<td>-sm</td>
<td>dp_scanmode</td>
<td>-</td>
<td>Scan test mode flag (+/-)</td>
</tr>
<tr>
<td>-strict</td>
<td>dp_strict</td>
<td>+</td>
<td>Strict language usage flag; when enabled, use of obsolete constants, functions, or hidden conversions generates warnings (+/-)</td>
</tr>
<tr>
<td>-t</td>
<td>dp_tbl_name</td>
<td>table</td>
<td>Name of the table file</td>
</tr>
<tr>
<td>-tech</td>
<td>dp_tech</td>
<td>&lt;none&gt;</td>
<td>Specifies the technology library that Module Compiler uses</td>
</tr>
<tr>
<td>-tl</td>
<td>dp_toplevel</td>
<td>-</td>
<td>Chip top-level flag (+/-)</td>
</tr>
<tr>
<td>-to</td>
<td>dp_tbl_out</td>
<td>+</td>
<td>Generates the table file (+/-)</td>
</tr>
<tr>
<td>-v</td>
<td>dp_ver_out</td>
<td>+</td>
<td>Verilog structural model file flag (+/-)</td>
</tr>
</tbody>
</table>
Flow for Building Modules

Using Module Compiler begins with the design input file and ends with the Module Compiler outputs. The overall process of running Module Compiler consists of the following steps.

1. Start Module Compiler. If you want to use a technology other than the one you used when you last started Module Compiler in the current directory, specify the technology with the `-tech` switch at the command line, For example,

   % mc -tech my_tech_lib

2. Select or edit input files, operating conditions, and parameters, if needed.


5. Set Reports options, if needed. Generate and view reports.

6. Modify the Module Compiler input file or files, if needed.

7. Iterate (go back to step 4).

The Module Compiler development process has three overall stages: synthesis, optimization, and analysis. Your development process can be sequential, but often you will work interactively between these three stages. Each stage is described below.

Depending on the objective, you might be able to skip some of the steps in an iteration. For example, you can skip optimization if the objective is behavioral simulation. If there has been no change since the last iteration, you do not need to set the options again.
The synthesis stage

This stage consists of specifying the input file, Module Compiler libraries, and design processing parameters. Module Compiler parses the input file and the libraries.

If parsing is successful, Module Compiler synthesizes the design and creates a technology-mapped implementation of the design. If the parsing fails or if the synthesis results are not acceptable, you can edit the input file and synthesize again.

The optimization stage

This stage consists of improving synthesis results. If the results of the optimization stage are not acceptable, you can edit the input files and/or specify different options. You must then repeat the synthesis and optimization steps.

The results analysis stage

This is the last stage. During optimization, Module Compiler provides statistical data about the results in several reports.

During results analysis, you decide on the design data you want to generate and view. After evaluating the design data, you can return to the optimization stage to change optimization parameters or you can proceed and integrate the results into your design environment.
Module Compiler Design Flow

Module Compiler builds high-performance datapaths. It supports a GUI as well as a command-line interface. The diagram in Figure 3-2 shows where Module Compiler fits in the standard ASIC design flow.

Figure 3-2   Design Flow and Module Compiler

The input to Module Compiler consists of some design constraints and a high-level description of the datapath written in Module Compiler Language. You describe the design constraints through the GUI or embed them in the input description, from Module Compiler Language.

Module Compiler Language was written for datapath synthesis and optimization. It provides performance, efficiency, and high-quality results compared to alternative tools that use older languages.
Although Module Compiler Language is a new language, it is easy to learn, because it has the look and feel of the Verilog HDL.

If there is a conflict between the GUI and Module Compiler Language, the Module Compiler Language design constraints override the GUI inputs. The output of Module Compiler is the synthesized and optimized circuit represented in various model views and report files.

The interaction of Module Compiler with other CAE/CAD tools in a typical design flow is shown in Figure 3-3.

*Figure 3-3  Process Flow in Module Compiler*
The Module Compiler process flow is typical of synthesis tools’ process flow. Using a text editor, you start by writing the input description in an HDL such as Module Compiler Language. Module Compiler Language is described in detail in Chapter 5, “Module Compiler Language Guide,” and Chapter 6, “Module Compiler Language Usage.”

Module Compiler is an excellent tool for architectural exploration. You can run many iterations to achieve the best tradeoff of circuit performance and area. Performance considerations are discussed in “Optimizing Performance and Area” on page 6-85 and “Optimization” on page 8-63.

In the exploration phase, you run Module Compiler and analyze its output reports. You then modify the input files to optimize the macroarchitecture. For more information on output, see “Module Compiler Output Files” on page 8-2.

In the debugging phase, you run Verilog or VHDL behavioral simulation to ensure that the design description is correct. For example, in this phase, you can check to see whether the latency introduced by automatic pipelining is acceptable. For more information on simulation, see “Verilog or VHDL Simulation” on page 8-34. Additional information on debugging can be found in “Debugging” on page 8-53.

When the costs (area and performance) and the Verilog or VHDL RTL model are acceptable, you can generate an optimized netlist for your design. This netlist can be a Verilog, VHDL, EDIF, or .db netlist.

You can generate a .db netlist if you are using Module Compiler version 1999.05 or later.
Note that the gate-level netlist (.db) created by Module Compiler does not contain design constraints, such as timing constraints. If you want to include such constraints in the .db, you can read the Module Compiler-created .db into Design Compiler or Physical Compiler, apply your constraints, and write out the .db file again. This new .db file then contains the appropriate constraint information.

Building Datapaths

In the context of Module Compiler, a datapath is a network of computational and sequential objects. The following sections provide an overview of the objects (and attributes) in this network as well as the basic concepts involved in constructing and evaluating a network.

Module Compiler uses the network objects in the input description you supply. After synthesis and optimization, it provides a summary of the network attributes, helping you evaluate the original description. The network attributes include timing and area.

By controlling the synthesis and optimization processes, you can affect these attributes. You do this by making architecture selections or by setting constraints and optimization goals. Module Compiler also provides some control over testing, through scan test methodologies implemented by third-party tools.
Synthesis and Optimization

The two primary steps in generating a circuit are synthesis and optimization. Synthesis is the process in which a high-level input description in the Module Compiler Language format is converted to a gate-level network. Optimization following synthesis modifies the gate-level network to improve area and delay.

Hierarchy Through Functions

Designers use hierarchy to break a large task into smaller ones. Most IC designs adopt a hierarchical methodology, because the general-purpose logic synthesizers tend to be slower at processing large blocks of logic.

There are difficulties in using hierarchical approaches. Traditional hierarchy is a tradeoff between time and efficiency of implementation.

With extensive hierarchy, timing problems typically occur at the boundaries of the hierarchy and are often not found until late in the design process. Reuse provides efficiency of implementation, but other difficulties occur when you try to reuse a module with the hierarchical structures.

For example, using the hierarchical approach, you optimize a module only once, not for each of its instances. In addition, as your technologies and cell libraries improve, your fixed design becomes obsolete.
In light of these problems, Module Compiler provides a different set of constraints that makes the use of extensive hierarchical structure feasible. For most circuits, the traditional form of hierarchy degrades the quality of the output without reducing the design time.

Module Compiler addresses this issue by providing a hierarchy in the “idea space,” which does not become hierarchy in the final design. The input to Module Compiler is hierarchical, whereas the output is flat.

With Module Compiler, you can break your ideas into hierarchical segments. You can implement these ideas in the form of functions in your design description. Module Compiler flattens these segments before synthesis and optimization. Module Compiler then synthesizes and optimizes each instance of the design for its particular environment.

For example, you might discover that you need to use a counter many times in your design. Instead of creating a fixed counter cell in the design and instantiating it many times, you can create a parameterized function where each counter is synthesized and optimized independently of the other instances of the counter.

This Module Compiler method has an added benefit. The counters in more-critical sections of the design are optimized differently than those in less-critical sections, which increases the performance while keeping the area small.
To create a network (design) description for synthesis, you must first understand the objects used in the description. These objects are designs, functions, operands, instances, and timing groups.

At the root of the hierarchical tree of objects is the design that corresponds to a single synthesized module. Module Compiler always creates a design with a single level of hierarchy.

The design comprises timing groups, which are maintained by Module Compiler. Timing groups are user-defined groups that have the same delay goal or desired delay. Each specified delay goal has one timing group.

A group consists of one or more selected operands. All operands within a group must have the same delay goal. Module Compiler maintains statistics such as area and critical path for each group and provides this information in the design report.

You can define as many groups as necessary to understand how the area, latency, and delay costs of the design are distributed. The misc group is predefined by Module Compiler at the beginning of every design and contains all the operands not included in a user-defined group.

Operands represent the signals in a network. A signal can have a signed or unsigned format and can be either a constant or a variable. For example, CLK is a predefined operand for the global clock.

Functions and operators connect operands. A function or operator specifies the method of computing the output operands from the input operands.
Module Compiler provides an extensive set of basic functions and operators associated with datapath synthesis. These include arithmetic addition, subtraction, and multiplication and logical AND, OR, and XOR. Also included are saturation, shifting, rotation, normalization, comparison, multiplexing, and so on.

Module Compiler provides a function for each cell in the technology library. You can instantiate these cells by calling the function. Similarly, you can include other cells or netlists in the design by creating a Module Compiler Language function.

Network Attributes

The network attributes provide information regarding the costs of implementing a circuit. Module Compiler considers timing to be the primary cost. That is, if the delay goal is not met, any amount of area can be spent to achieve the delay goal.

Note:
You can give area a higher priority than timing. For more detail, see “Optimization” on page 3-29.

Area is a secondary cost; Module Compiler minimizes for area only after it meets the delay goal.

You control the synthesis and optimization processes by making architecture selections or specifying constraints. You accomplish this control through the use of Module Compiler directives. For more information about directives, see the Module Compiler Reference Manual.
Timing

Achieving high performance requires careful attention to timing during synthesis and optimization. Timing has two primary components: continuous time delay and discrete time delay (latency).

In nonsequential circuits, only the continuous time component is meaningful. In sequential circuits, and especially in DSP-oriented circuits, the latency component is a major design issue.

For sequential circuits, Module Compiler supports one or more global single-phase rising-edge clocks, available throughout the Module Compiler Language hierarchy. For sequential or nonsequential circuits, Module Compiler provides several mechanisms for optimizing, reducing, and managing these delays.

Although clocks are independent, Module Compiler uses a simple timing model in which all clocks have no skew relative to each other. In uncommon cases that require multiple clocks, you must ensure that the design is not sensitive to clock skews. Module Compiler does not buffer clocks but assumes that you are solving the actual clock distribution during place and route.

Module Compiler uses standard Synopsys wire load models for pre-layout timing calculations during synthesis and optimization. Because the exact wire lengths are unknown until place and route is completed, Module Compiler uses estimates defined by the Synopsys wire load model.
Continuous Time Delay

Module Compiler provides standard state-independent support for continuous time delays. It maintains separate rise and fall delays for each net and uses the uniqueness of the timing arcs to generate the most-accurate delays possible.

Module Compiler synthesizes every operand before referencing it as an input having a timing arc to one or more of the outputs. This method ensures that Module Compiler knows the delays of all inputs to a function when synthesizing a function.

Module Compiler sorts the network automatically to guarantee that it synthesizes operands in the correct order, regardless of the ordering of operands specified in the input description. If the network cannot be sorted when Module Compiler encounters a continuous time loop, Module Compiler issues an error message.

One of the primary goals of the synthesizer is to minimize delay, thus maximizing performance. Designers use Wallace trees extensively to meet this goal, because the final circuit takes into account both the cells being used in the synthesis and the arrival times of all inputs.

Wallace trees provide high-performance circuits for multiplication, and you can also use them for adders and logic, such as AND, OR, and XOR. For more information on Wallace trees, see “Logical, Reduction, Shift, and MUX Operators” on page 6-30. Module Compiler takes advantage of Wallace trees to create high-performance datapath circuits.

Module Compiler provides two other adder architectures that adapt to input arrival times as well as output delay goals to minimize the area for a given performance level. Module Compiler takes
advantage of other techniques, such as optimizing the selected inputs of multilevel multiplexer structures, to accommodate skewed arrival times.

The primary goal of Module Compiler is to minimize delay. This behavior is sometimes undesirable when delay matching is employed (for example, to meet a hold time) or when the delay of the circuit has been purposely increased. Module Compiler provides directives for overriding the default behavior and turning logic optimization off for all or part of the design.

**Latency and Registers**

Module Compiler provides extensive support for controlling and optimizing latency. You can employ state as well as pipeline registers. You can also choose between automatic pipelining (pipeline = on) and manual pipelining (pipeline = off); see “Automatic Pipelining” on page 3-27.”

Complex designs require state and pipeline registers. State registers provide delay that is required by the algorithm being implemented; for example, the accumulator of a multiplier accumulator (MAC) is required for the operation of the MAC. In contrast, pipeline registers introduce latency that is undesirable—to minimize the continuous time delay in a pipelined circuit, for example.

The output of a state register has the same latency as the input, whereas the output latency of a pipeline register is greater than its input latency. Module Compiler generates an error message if latency is introduced into a loop.
You can insert pipeline registers manually or automatically. Automatic mode is commonly used in DSP circuits. For these circuits, the synthesis routines insert pipeline registers whenever the delay exceeds the user-specified cycle time.

With Module Compiler, you can insert pipeline registers at any point in the circuit. For example, Module Compiler can place pipelines inside a function or operator at any instance boundary.

Pipelining can create latency differences between two or more operands that need correction. This process is referred to as latency deskewing.

Latency deskewing occurs automatically whenever two or more signals with different latencies are connected to the same instance. Module Compiler delays signals so that all the latencies equal the largest latency. This delay process can have undesirable results, particularly when sequential loops are involved.

You can invoke latency deskewing manually. In general, you use this technique to force multiple outputs or any two operands to have the same latency.

If you do not take special precautions, introducing a signal with latency into a loop causes pipelining inside the loop, which is unacceptable. To prevent this problem, you can suppress deskewing for these signals. If you need to force the latency of one operand to match that of another, you can use equalization before the operands interact at the instance level.

In Figure 3-4, you enable automatic pipelining with a delay goal of 5 ns, with each adder having a delay of 5 ns. For simplicity, assume that the setup times and the register delays are zero.
For Case A, Module Compiler automatically inserts pipelines at the output of each adder to keep the critical path delay within the delay goal. At the input to the second adder, Module Compiler uses pipeline deskewing to delay the fast input so it has the same latency as the slow input (latencies are shown next to each signal). At the third adder input, Module Compiler uses pipeline deskewing to delay the fast input by two cycles.
• In Case B, you insert a state register manually at the output of the first adder. Module Compiler employs automatic pipelines and pipeline deskewing only at the input to the third adder.

In Case B, note that a state register does not cause deskewing and that the final latency is 1 less for the circuit on the right. Although the registers are shown at discrete points between the adders, automatic pipelining can insert registers inside the adders.

---

**Area**

Module Compiler uses a technology library in Synopsys .db format as the basis for synthesis and optimization. In general, Module Compiler uses the .db area unit for all area measures.

If you are using a Synopsys CBA technology library, Module Compiler computes the area by taking into account the two types of sections in the array. The CBA architecture is an array of the compute and drive sections, in a 3:1 ratio. The primary measure of area is the total number of sections, which is the number of drives plus the number of computes.

For CBA technology, if two area calculations are equal, Module Compiler prefers the circuit that contains fewer of the scarce sections. For instance, if the compute-to-drive ratio is less than 3:1, Module Compiler considers the design with fewer drives better. If a tiebreaker is still needed, Module Compiler first uses the number of instances and then uses the number of pins.
Designer Control

Module Compiler automatically maintains delay, slack, area, and power for each group, instance, and operand in the design and uses these to optimize the design. In other areas, such as macroarchitecture optimization, Module Compiler relies on user input.

Technology and Operating Condition

You can set technology parameters that can be modified to quickly map a design from one process to another. Module Compiler allows you to specify the technology (as supplied by a vendor) as well as the operating condition. You can associate operating conditions with fast, typical, or slow use conditions.

Numeric Representation

You can control the format of an operand. For operands, Module Compiler supports signed and unsigned formats of up to 1,024 bits. Module Compiler uses the operand format extensively in the synthesis process, because it must adjust the structures for each format.
With Module Compiler, all signed operands are represented with a 2’s-complement representation, where the sign bit has a negative significance and all the other bits have a positive significance. Unsigned numbers are represented in standard binary. The value of these numbers is shown in Table 3-2.

Table 3-2  Signed and Unsigned Formats

<table>
<thead>
<tr>
<th>Format</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed</td>
<td>$-b_{n-1} \cdot 2^{n-1} + \sum_{i=0}^{n-2} b_i \cdot 2^i$</td>
</tr>
<tr>
<td>Unsigned</td>
<td>$\sum_{i=0}^{n-1} b_i \cdot 2^i$</td>
</tr>
</tbody>
</table>

The Architecture

With Module Compiler, you have full control over the macroarchitecture (the interconnection of user-specified functions). Module Compiler provides several architectures from which to choose. It does not optimize the macroarchitecture. It is always synthesized exactly as you describe.

You have minimal control over most of the low-level details of the architecture (the gross structure used to implement a function) and microarchitecture (the interconnection of instances).
Delay Goal

You can specify the delay goal for the entire design, or you can partition the design into multiple groups, where each group has a different delay goal. For information on multiple delay goals, see “Multiple Delay Goals” in Chapter 6.

Module Compiler uses this delay as the current goal when it is synthesizing and optimizing the operands in the design or the group. If all paths have a delay less than the delay goal, Module Compiler meets the primary goal (delay) and pursues the secondary goal (area). Note the following concerning delay:

- You cannot set point-to-point path delay constraints.
- Whenever you change delay goals, groups need to be changed.

Automatic Pipelining

You can enable or disable automatic pipelining to achieve the current delay goal. You can do this from the GUI (Synthesis > Pipeline) or by using a directive (pipeline = on or pipeline = off). You can divide the design into pipelined and nonpipelined groups. Use pipelining when you can tolerate additional latency to achieve a shorter cycle time.

In automatic pipelining, there is no way to specify a latency goal or determine the resulting delay. Rather than specifying a latency goal, you must manually iterate, by changing the delay goal until the latency goal is met.

For more information about automatic pipelining and other aspects of pipelining, see Chapter 10, “Module Compiler Pipelining.”
Automatic Buffering

All synthesized functions utilize automatic buffering internally to prevent overloading. Overloaded nets have underestimated delays that can result in poor pipelining performance and can reduce the quality of timing-driven synthesis. To avoid overloading nets, you can manually assign a specific buffer depth to an operand.

Logic Optimizer

You can enable and disable logic optimization for specific portions of the design. Typically, you disable logic optimization when you don’t want to minimize delays or when you are inserting a cell or netlist that utilizes complex or unusual timing into the design.

For example, you can insert a delay element into a RAM address path to ensure that the hold time requirement is met. You can disable logic optimization locally to prevent the removal of the delay element.

Note:

Area and performance will suffer if you disable logic optimization for large portions of the design.
**Optimization**

Module Compiler supports the optimization criteria shown in Table 3-3.

**Table 3-3  Optimization Criteria Categories**

<table>
<thead>
<tr>
<th>Criterion</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing, size</td>
<td>Achieve delay goal at any cost, then minimize area</td>
</tr>
<tr>
<td>Timing, power</td>
<td>Achieve delay goal at any cost, then minimize power</td>
</tr>
<tr>
<td>Size</td>
<td>Ignore timing; try to minimize area</td>
</tr>
</tbody>
</table>

For the timing and size categories, Module Compiler makes the delay goal the primary optimization criterion and optimizes area secondarily.

To upsize or downsize cells, you must postprocess the Module Compiler-generated netlist in Design Compiler. For more information about postprocessing netlists for size optimizations, see the Design Compiler documentation and man pages.

**Clocks**

Module Compiler supports the use of one or more single-phase clocks that are active at the rising edge for all sequential circuits. In addition, Module Compiler assumes these clocks to be globally buffered; therefore, Module Compiler does not insert local clock buffers.
This approach is consistent with ASIC design methodologies that cannot implement multiple clocks with very low skew. A pure combinational design has no clocks, whereas sequential circuits typically have a single clock, named CLK.

In some cases, you are allowed to partition the design into groups with different clocks. Module Compiler highly restricts the use of multiple clocks. Automatic latency skewing is not permitted between signals generated with different clocks.

If you pipeline signals from different clocks before interacting, you must employ latency hiding. Also, because Module Compiler ignores skews between clocks, timing information Module Compiler provides might not be accurate in all cases.

The default clock signal is CLK. A clock trunk or a clock buffer tree is generated during place and route. Module Compiler supports the following user-defined features:

- The clock can be specified as an input signal.
- The clock can appear in the module interface.
- The clock must be a 1-bit unsigned signal.
- There is no restriction on naming conventions for the clock.
- You can gate the clock, but the resulting signal cannot be used as a clock.

Note:
You can specify the default clock signal to something other than CLK with the Module Compiler environment variable dp_default_clockname.
External Constraints

Module Compiler supports external circuits, at both the input and the output of the synthesized circuit, through external constraints. At the input, you can specify the maximum allowed load for each input operand, to match the loading constraints of the driver.

You can also specify arrival times to represent any delay incurred in the external circuit, using the \texttt{indelay} attribute. At the output, you can specify a load to represent the input loading of the following circuit, using the \texttt{outload} attribute. Finally, you can specify a delay to represent delays expected by the following circuit, using the \texttt{outdelay} attribute.

Testing

Module Compiler supports scan test methodologies implemented by a third-party tool. Although Module Compiler does not wire the scan chain or generate the test vector, it attempts to anticipate changes due to scan chain insertion.

When Module Compiler operates in scan mode, it converts all simple and enabled D-type flip-flops to scan registers during synthesis. This ensures that it uses the correct area and timing estimates during synthesis and optimization.

After it writes the design report and before it writes the netlist, Module Compiler converts the scan flip-flops back to D-type flip-flops. It also generates a text file that lists instances of D-type flip-flops and their scan equivalents. This file is in the scan directory. Module Compiler supports synthesized as well as instantiated flip-flops. See also “Scan Test” on page 6-47.
Naming

You can control the verbosity of instance and net names by choosing Use Groups Names in the Synthesis menu and Sim Debug Mode on the Reports menu. When Sim Debug Mode is turned on, debugging the netlist becomes easier. Instances and net names are meaningful in both layout and simulation. For a discussion of naming issues in Module Compiler, see “Naming” on page 8-12.

Degenerate Cases

To improve productivity, Module Compiler handles degenerate cases efficiently. It handles several types of degeneration, including missing data and constants.

Module Compiler handles missing data for degenerate cases efficiently. Here, all Wallace-tree-based functions take any number of inputs, including 0, in any bit position. You do not need to be concerned that with one signal input and another input tied to 0, the sum will result in an adder.

In addition, the use of bit ranges and constant shifts causes data to get lost. This is not a concern, because with Module Compiler, the structures adapt to the loss of the data to create the smallest and highest-performance structure possible.

With Module Compiler, many synthesis functions optimize the constants as a special case, providing the greatest optimization.
For example, multiplying two constants results in no instances, whereas multiplying a variable signal by a constant results in a circuit that is smaller and faster than a two-variable signal multiplier. Module Compiler can optimize even partially constant signals (those with some bits that are variable and some that are constant).
Graphical User Interface

This chapter describes the Module Compiler GUI. It includes the following sections:

- GUI Overview
- Action Buttons
- Module Compiler Input Fields
- File Menu (File Manipulation and Sessions)
- Synthesis Menu
- Optimization Menu
- Reports Menu (Report Generation)
- View Menu (Module Compiler Output)
- Build Menu
• Library Menu (Module Compiler Library Options)
• Options Menu (Module Compiler General Options)
• Help Menu
• Graphical User Interface Shortcuts
GUI Overview

The GUI consists of a permanent main window, transient dialog boxes, and text and error windows. The main window, shown in Figure 4-1, appears when you start Module Compiler. The main window consists of the menu bar, the action buttons, the input fields, the status window, and the log window. Each of these sections is discussed briefly. Some are discussed, in later sections, in more detail.

Figure 4-1 The Module Compiler Main Window

Use the menu bar (Figure 4-2) to select files to synthesize; to initiate an action; to get online help; to control the GUI environment; and to set options for synthesis, optimization, and report generation. The menus dim when they are not available.
Figure 4-2  Menu Bar

Click the action buttons Synthesize, Optimize, Gen Reports, or Do All (Figure 4-3) to start a step in Module Compiler. The Abort button cancels a step in progress. It dims when there is no interruptible activity in progress. For more information, see “Action Buttons” on page 4-6.

Figure 4-3  Action Buttons

Use the input fields (Figure 4-4) to specify

- Files to compile
- Parameters to use during synthesis
- Optimization criteria to use
- The parameter iteration file (optional)

Figure 4-4  Input Fields

<table>
<thead>
<tr>
<th>Input File(s):</th>
<th><code>sop2.mc</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameters:</td>
<td><code>--</code></td>
</tr>
<tr>
<td>Optimization:</td>
<td><code>speed</code></td>
</tr>
<tr>
<td>Par Iter File:</td>
<td><code>--</code></td>
</tr>
</tbody>
</table>
Use the status window (Figure 4-5) to indicate the progress of the current step and to display library and operating condition information.

Figure 4-5  The Status Window

The log window (Figure 4-6) is a text window embedded within the main window. It contains a running log of all operations. You can use the scroll bars to review messages that have scrolled out of view, or you can resize the window. Module Compiler clears this window automatically with each synthesis operation.

Figure 4-6  The Log Window
**Action Buttons**

Click the Synthesize, Optimize, Gen Reports, or Do All button *(Figure 4-3 on page 4-4)* to initiate an action in Module Compiler. Synthesize and Optimize cause the circuit to be synthesized or optimized. Gen Reports generates the reports you have chosen from the Reports menu.

Do All causes all three operations to be performed in order, and clicking it is a convenient way for you to generate reports after making an input-file or parameter change. When Module Compiler is busy, the action buttons dim and the Abort button becomes available to allow you to interrupt the processes. You can also access these actions from the Build menu.

**Module Compiler Input Fields**

Use the input area of the main window *(Figure 4-4 on page 4-4)* to set which files to synthesize, the parameters for synthesis, and the synthesis optimization criterion.

The following text boxes are available in the input area of the main window:

**Input File(s)**

Names the design description files that describe the module to be synthesized. You can enter the file name or choose the Find Input File from the File menu to open a browser to select the files. Specify multiple files as a comma-separated list, without space between entries.
Parameters

Specifies input parameters, which are parameters that the module expects in your input. For instance, if the module has an integer parameter called width and you want to pass in 8 as the value, you enter the following string in this field:

width=8

If there are no parameters, leave the field blank or set it to a hyphen (\(-\)). To specify more than one parameter, separate the parameters with commas:

width=8,name=test

The parameter list must not contain any spaces.

To retrieve the parameters and any defaults from the current input file, choose Get Parameters from the File menu.

Optimization

Specifies the optimization criterion. Use one of the values in Table 4-1. In these values, delay is an integer representing the delay goal, in picoseconds. You can override this value by using the delay directive in your design description.

Par Iter File (Parameter Iteration File)

Names the parameter iteration file that contains the sets of parameter values Module Compiler uses for synthesis. See the Module Compiler Reference Manual for a detailed description of
the \texttt{param} function and the parameter iteration file. If there is no parameter iteration file, leave the field blank or set it to a hyphen (-).

\textbf{Table 4-1 Optimization Criterion Values}

<table>
<thead>
<tr>
<th>Value</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>speed</td>
<td>Try to generate the fastest circuit possible</td>
</tr>
<tr>
<td>area</td>
<td>Ignore timing; minimize area</td>
</tr>
<tr>
<td>speed, area</td>
<td>Same as speed, but consider area when breaking ties</td>
</tr>
<tr>
<td>$\text{Delay_in_ps}$</td>
<td>Try to achieve the specified delay, in ps</td>
</tr>
<tr>
<td>$\text{Delay_in_ps, area}$</td>
<td>Same as delay; minimize area when there is slack</td>
</tr>
</tbody>
</table>

The rest of this chapter discusses each menu, from File to Help.
File Menu (File Manipulation and Sessions)

The File menu (Figure 4-7) provides several shortcuts for

- Defining and controlling Module Compiler sessions
- Selecting, editing, and retrieving the parameters from the input files

Defining and Controlling Sessions

A session is a set of all settings in the GUI, including the preferences for the GUI and the synthesis, optimization, and report options. You can define as many sessions as you need. For example, you can define a session for the top level and for each block of the design.

You can use a session for each parameterization of a block, or you can define one session for a quick estimate and another for a full optimization of the same block. You can even choose to ignore sessions altogether.

Module Compiler warns you if you attempt to discard any changed settings by exiting Module Compiler or loading a new session. When you restart Module Compiler, it automatically reloads the last active session.
Setting Options

Figure 4-7  The File Menu

The File menu contains the following items for manipulating input files and setting options:

Edit Input File

Chooses an input file from the submenu and opens the file in a text editor.
Note:
The default editor is vi. You can change this default by setting the dp_editor Module Compiler environment variable. For example, you can set your default editor to emacs by executing the following command:

```
% mcenv dp_editor emacs
```

For more information about Module Compiler environment variables, see the *Module Compiler Reference Manual*.

Find Input File

Opens the file browser to locate a file to edit. When you select a file, Module Compiler appends it to the list of files in the Input File(s) entry area.

Session (none)

Chooses a session operation from the submenu. You can save the current settings under the current name with Save or under a new name with Save As. Enter the session name, or use a file name with a .dps extension. Use Load to choose one of the already saved sessions on the submenu.

Flatten Input

Removes all macros, function calls (except library functions), replicates, conditions, and integers. You can also see how Module Compiler creates and declares temporary variables for complex expressions. Module Compiler displaces the flattened output in the log window. Use this mode to better understand how Module Compiler breaks the description into a set of synthesizable expressions and functions.
Get Parameters

Retrieves the parameters with any default values from the current input file. This option is useful if the design has many parameters that are difficult to remember. When retrieving parameters, Module Compiler ignores all parsing errors.

MCE

Chooses a Module Compiler Express function for synthesis. Use this option to quickly generate blocks already available in Module Compiler Express, which eliminates the need to write Module Compiler Language code for these blocks.

Parameters you enter for Module Compiler Express functions are saved automatically, function by function, and are recalled automatically when you select the function later. For more information, see the online help that is available for all Module Compiler Express blocks.

To use the floating-point functions $\text{DW\_mult\_fp}$, $\text{DW\_add\_fp}$, $\text{DW\_comp\_fp}$, $\text{DW\_i2flt\_fp}$, and $\text{DW\_i2flt\_fp}$, you need an MC-Pro and a DesignWare license. For more information on DesignWare licenses, installation, and function usage, use the search capability at: http://www.synopsys.com/ipdirectory.

Library Browser

Shows all cells available in the currently loaded technology library and all foreign cells and netlists loaded from the Module Compiler command line. Module Compiler groups cells by categories, putting the user netlists and foreign cells in the “misc” category.
When you select a cell in the library browser, the status area of the main window displays the interface and function (if available) for the cell. Each cell or netlist is available in Module Compiler as a function for instantiation in the Module Compiler Language design.

Exit MC

Exits Module Compiler. If you have changed some session settings without saving, Module Compiler warns you before it exits.

---

**Synthesis Menu**

After choosing the input files and parameters, you must set synthesis options, using the Synthesis menu (Figure 4-8), before Module Compiler can begin circuit synthesis.

*Figure 4-8  The Synthesis Menu*
The Synthesis menu contains the following items:

Pipeline

   Enables/disables the automatic pipelining default. You can override this value by using the `pipeline` directive in the input file.

Scan Test Mode

   Enables/disables scan test mode. For more information on scan test mode, see “Scan Test” on page 6-47.

Use Group Names

   Toggles whether to prefix instance names with the name of the group to which they belong. Longer names make it easier to plan and to debug the results.

Top Level Mode

   Indicates whether the design is a full chip that contains I/Os. Module Compiler checks I/O connection rules in both modes.

Continue on Warnings

   Toggles whether Module Compiler interrupts the synthesis process when it encounters warning conditions. In general, it is a good idea to set Module Compiler to stop when it encounters a warning condition.

Build Regular Trees

   Toggles whether Module Compiler should try to maximize the regularity of structures used to build various operators during synthesis.

Language

   Displays the Strict Parsing submenu for controlling language parser options.
Strict Parsing Submenu:

Toggles whether to display warnings when Module Compiler encounters obsolete constructs in the Module Compiler input file and when size or format mismatches occur in function calls. It is a good idea to leave this option enabled.

More Options

The More Options menu item displays a dialog box (Figure 4-9) in which you set defaults for several synthesis options. You can override these values by using a directive statement in an input file.

Figure 4-9 The Module Compiler Synthesis Options Dialog Box

The Module Compiler Synthesis Options dialog box contains the following fields for controlling the synthesis process:

Include Path

Sets the search path for any files included in the input file. Normally you set this field to dot (.) to indicate the current directory. You can specify an alternative list of directories; use a colon (:) to separate items in the list. If your design includes any files, Module Compiler searches these directories sequentially.
Max Input Load

Sets the default value for maximum input loading. You can override this value by using the `inload` directive, as described in “I/O Constraints” on page 6-4. The unit is 0.1 standard load.

Output Load

Sets the default value for the external loading on the output. You can override this value by using the `outload` directive. The unit is 0.1 standard load.

Pipeline Slack

Adjusts the delay goal for automatic pipelining stages. The new pipeline delay goal becomes

\[
\text{pipeline delay} = \text{delay} - \text{pipeline slack}
\]

The pipeline slack is specified in picoseconds. A positive value forces the pipelines closer together, whereas a negative value forces the pipelines farther apart.

---

**Synthesis Status Display**

Select Synthesize to perform initial synthesis of the netlist from the input file(s). The synthesis progress is displayed on the set of status bars shown in Figure 4-10. The Lines (%) status bar indicates how much of the flattened input file has been processed.

The Area, Latency, and FFs status bars indicate, respectively, the total area, the maximum latency, and the number of flip-flops currently in the design.

To set the maximum limits for the status bars, use the Options menu in the main window.
You can select Abort to stop synthesis, but Module Compiler does not complete the network when you interrupt synthesis. Module Compiler does not initiate optimization or report generation until you resynthesize the circuit.

During input file conversion, Module Compiler ignores Abort commands when you select Abort. Module Compiler must complete the input file conversion.

**Optimization Menu**

After Module Compiler completes synthesis, you can optimize the circuit. Use the Optimization menu (Figure 4-11) to specify the optimization level. Choosing one of the four quick choices (None, Min, Normal, or Full) sets values for Local Iterations, Global Iterations, and Equalization Iterations.

You can also set the values individually or use the quick choice to set them and then modify individual settings. Module Compiler displays the current value for each iteration type in parentheses next to the menu item.
The Optimization menu contains the following items for manipulating the optimization process:

None, Min, Normal, and Full

Choosing one of these items sets values for Local Iterations, Global Iterations, and Equalization Iterations. The values assigned appear in parentheses next to the menu items.

For most purposes, choosing one of these four items (None, Min, Normal, or Full) is sufficient. Choosing None bypasses optimization by setting all four values to 0. Selecting Full maximizes optimization. Normal is a good choice for most circuits.
Local Iterations

Sets the maximum number of local iterations allowed for each step. This is the maximum number of times Module Compiler tries a step before going to the next one. Module Compiler terminates an optimization step if it makes no further progress.

Global Iterations

Sets the number of global iterations Module Compiler performs. Module Compiler performs all selected optimization steps as a group the number of times you specify. Global iterations always continue until Module Compiler performs all global iterations, regardless of whether it makes progress.

Equalization Iterations

Sets the number of global iterations (at the end of the process) that employ equalization. When Module Compiler cannot meet the original goal, equalization allows the use of a relaxed delay goal (the current critical path) rather than the original goal.

Global Equalization

When you enable Global Equalization, Module Compiler sets the delay goal equal to the largest delay within a timing group when the original delay goal cannot be met. When you disable Global Equalization, Module Compiler employs local equalization and sets the delay goal equal to the largest delay within a group.

Flatten Pseudo Cells

Flattens pseudocells to their technology library equivalent following the synthesis step. If you deselect this option, pseudocells are not mapped and they remain in all of the netlists. Turning off this option is useful for performing pseudocell usage analysis on the design.
Allow Pseudo Cells in Opt

Module Compiler, by default, does not allow pseudocells in optimization. When you select this option, Module Compiler checks to see if equivalent pseudocells give a better optimization than native technology library cells. If so, the technology library cells are replaced by better equivalent pseudocell mapping.

Steps

Displays the Steps submenu, as shown in Figure 4-12 and defined in Table 8-7 on page 8-64. You choose menu items to specify the optimization steps Module Compiler performs. The text label is the integer code representing all the currently selected optimization steps. You can use this integer value in command-line mode (by using the -opt option) to turn on the same optimization steps.

It is usually a good idea to select all options, even though this can prolong optimization for large designs.

You can specify the optimization steps to be executed but not the order in which Module Compiler executes them. For more information, see “Optimization” on page 8-63.
Figure 4-12  The Steps Submenu

Flatten Pseudo Cells

Flattens pseudocells. Deselect to prevent Module Compiler from flattening pseudocells.
Retime

Sets the retime effort level. The retiming function processes existing pipeline registers in your design. Retiming does not turn on automatic pipelining or create pipeline registers in your design. For more information, see “Design Retiming in Design Compiler” on page 10-3.

Automatic input registering

Enables automatic input registering. For more information, see “Automatic Input and Output Registering” on page 10-4.

Automatic output registering

Enables automatic output registering. For more information, see “Automatic Input and Output Registering” on page 10-4.

Design Compiler

Displays the Design Compiler submenu, as shown in Figure 4-13.
Run Design Compiler

Enables or disables whether Design Compiler runs during report generation. You can generate constraint files only if Design Compiler is running.
Compile

Toggles whether you want to perform the compile within Design Compiler. Select this option if you want to optimize the circuit with Design Compiler.

Group Report

Normally Design Compiler generates only the critical path for the design. Selecting this option causes Design Compiler to report a critical path for each group in the design.

Design Compiler analyzes the critical paths before compiling a circuit, because it changes the instance names during optimization. This option can be useful when you use Design Compiler to analyze a Module Compiler design after place and route.

Incremental Mapping

Enables or disables incremental mapping by Design Compiler. Generally, when you enable incremental mapping, you reduce Design Compiler runtime and Design Compiler makes fewer changes in the circuit structure.

Report Constraints

Enables or disables the `report_constraints` command within Design Compiler.

Syn Behavioral Code

Selects the type of Module Compiler output code to use as input for Design Compiler. Selecting this option specifies Module Compiler behavioral-level code; deselecting the option specifies Module Compiler gate-level code.
Map Effort
Displays a submenu. You can choose Low, Medium, or High for the mapping effort. In general, the higher the mapping effort, the greater the runtime and the quality of results.

Optimization Status Display
To perform optimization, click the Optimize button. During optimization, Module Compiler displays the progress as a series of bar graphs, as shown in Figure 4-14. This type of display lets you gauge the effectiveness of the optimization process and determine the progress toward your design goals.

Module Compiler displays negative slack values (delay goal not met) in red and positive values in blue. There are three bar graphs: Slack, Area, and Instances. Module Compiler displays the current optimization step and delay above the bar graphs.

Figure 4-14  The Optimization Status Display

Click the Abort button to stop the optimization process. Module Compiler always completes the current optimization step before it cancels the process. This ensures that Module Compiler completes...
the netlist so that after the cancellation, Module Compiler generates a valid design. Of course, the netlist might be suboptimal if you cancel optimization.

During optimization, Module Compiler sends information to the log window, indicating the timing, area, netlist changes, and critical group for each optimization step.

---

### Reports Menu (Report Generation)

Except as noted, Module Compiler generates all files when you click the Gen Reports button. Module Compiler displays each file in a text window that can be resized and scrolled. In addition, each window has a Find Top button that brings the main window back to the top of the display.

Module Compiler can generate several different reports after any successful synthesis or optimization operation. Use the Reports menu (Figure 4-15) to choose which report files to generate. After you have generated a report file, you can select and view it from the View menu.

See Chapter 8, “Analysis and Optimization,” for a description of the various output files of Module Compiler and suggestions for using these files to interpret your results and to plan further design refinements.
The Reports menu contains the following items for controlling which files Module Compiler generates:

**Verilog/VHDL Behavioral**

Enables or disables generation of the Verilog/VHDL RTL model for simulation.

**Verilog/VHDL Netlist**

Enables or disables generation of the Verilog/VHDL gate-level netlist.

**Design Report**

Enables or disables generation of the detailed design report.

**DB Netlist**

Enables or disables generation of a .db-format gate-level netlist.
Note:
The gate-level netlist (.db) created by Module Compiler does not contain design constraints, such as timing constraints. If you want to include such constraints in the .db, you can read the Module Compiler-created .db into Design Compiler or Physical Compiler, apply your constraints, and write out the .db file again. This new .db file then contains the appropriate constraint information.

EDIF Netlist
Enables or disables generation of the EDIF gate-level netlist.

Sim Debug Mode
Enables or disables the use of debugging names in the netlist models. When you select this mode, Module Compiler uses long instance names that include the operand, bit position, and cell name. When you deselect it, all instance names start with I and end with a unique number.

Deselect this mode before going to place and route, because the long names it creates can cause problems for future verification. The Use Group Names item (on the Synthesis menu) is independent of this option and controls the insertion of the group name at the beginning of the instance name.

Verilog(Backward compatible)
Selects the language to be used for generating behavioral- and gate-level output. Verilog(Backward compatible) sets the output language to Verilog.

Verilog(VHDL constraints)
Sets the output language to Verilog, following VHDL naming constraints.
VHDL

Sets the output language to VHDL.

Normal/Verbose

Selects either Normal or Verbose output. Verbose mode provides more information about errors, warnings, and status information in the Module Compiler log file. Normal mode is recommended except for debugging.

Messages generated with the *info* function appear only in Verbose mode. Contextual information from HDL code is available only in Verbose mode.

---

**View Menu (Module Compiler Output)**

Use the View menu (Figure 4-16) to view generated reports. Module Compiler dims reports in the menu that are not available.

When you select any of the reports, a text window opens, showing the requested information. Module Compiler automatically updates text windows whenever it performs an operation that changes their contents.

Only one text viewer of each type can be open at a time. Selecting the item for a viewer that is already open brings the existing viewer to the top of the display stack.

See “Module Compiler Output Files” on page 8-2 for a description of the various Module Compiler output files, including suggestions for using these files to interpret your results and plan further design refinements.
The View menu contains the following items:

Stats
Displays a design summary. It is available whenever a valid netlist exists. This report is the same as the report in the .dp_ds file.

Critical Path
Displays the most critical path in the design. It is available whenever a valid netlist exists. This report is the same as the report in the .dp_cp file.
User Critical Paths

Displays any user-defined critical paths in the design. This report is the same as the report in the .dp_ucp file.

I/O Summary

Displays a summary of loading and timing for each bit of every input and output operand. This report is the same as the report in the .dp_rio file.

Cell Summary

Displays a summary of cells used in the design. Module Compiler reports cell usage by type (RAM, combinational, I/O, or flip-flop). It sorts the listings by name and percentage of area each cell type uses. This report is the same as the report in the .dp_cells file.

Table Summary

Displays the running summary, showing brief results for previous Module Compiler runs. Module Compiler shows the area, delay, latency, and parameters for each run, with the last-generated design at the top. You have the option of sorting results by area, delay, area-delay, product, or latency. This report is the same as the report in the table file.

Design Report

Displays the detailed design report. This report contains group and design summaries, critical path information, the I/O summary, the clock/pipeline stall summary, the operand summary, and the cell summary. This report is the same as the report in the module_name.report file.
Chapter 4: Graphical User Interface

4-32

Verilog/VHDL Netlist

Displays the gate-level netlist. Depending on the output language setting, the netlist is in the `<module_name>.vrl` Verilog file or the `module_name.vhd` VHDL file.

Verilog/VHDL Behavioral

Displays the behavioral-level simulation model. Module Compiler generates the RTL model during the initial synthesis step. Depending on the output language setting, the simulation model is in the `<module_name>.bvrl` Verilog file or the `module_name.bvhd` VHDL file.

Datasheets

This option is obsolete and is being removed.

EDIF Netlist

Displays the gate-level EDIF netlist. The netlist is contained in the `module_name.edif` file.

Conditions

Displays the technology, technology library directory, wire load model, and current operating conditions in the status window.

Design Compiler Report

Displays the Design Compiler reports after postprocessing of the netlist in Design Compiler.

Design Compiler Output Netlist

Displays the netlist produced by postprocessing the design in Design Compiler. Depending on the output language setting, the postprocessed netlist is contained in the `module_name.dc.vrl` Verilog file or the `module_name.dc.vhd` VHDL file.
Library Report
Displays information about the currently loaded technology library and the mapping of generic Module Compiler cells to specific vendor-provided cells.

Clear Summary
Clears the table summary and resets the table file.

Clear Log
Clears the log window.

Build Menu

The Build menu (Figure 4-17) provides the operations you need for building your design. These operations, except for Initialize, are also available on the buttons just below the menu bar.

Figure 4-17  The Build Menu
The Build menu contains the following items:

Initialize

Reads in the technology library, if Module Compiler has not already read it. Module Compiler initializes automatically when you invoke it, so you do not normally need this option. When Module Compiler is already initialized, choosing this menu item has no effect.

Synthesize

Causes Module Compiler to synthesize the circuit. Choosing this menu item is the same as clicking the Synthesize button.

Optimize

Causes Module Compiler to optimize the circuit. Choosing this menu item is the same as clicking the Optimize button.

Output

Generates the reports you have chosen from the Reports menu. To see a report, choose it from the View menu. Choosing this menu item is the same as clicking the Gen Reports button.

Do All

Performs synthesis, optimization, and report generation—in that order—and is convenient for generating reports after making an input-file or parameter change.
Library Menu (Module Compiler Library Options)

The Library menu displays the Module Compiler Library Options dialog box (Figure 4-18), which shows information about the currently loaded technology library and allows you to set the operating conditions and the wire load model.

Figure 4-18  The Module Compiler Library Options Dialog Box

The Module Compiler Library Options dialog box contains the following items:

Technology

  Displays the name of the currently loaded technology library.

Library Dir

  Displays the name of the directory that contains the technology library files.
Tree Type

Sets the wire resistance to Auto, Best Case, Balanced, or Worst Case. The default setting is Auto, with which Module Compiler looks at the operating conditions in your library to set the case.

Wire Load Model

Shows the name of the current wire load model. To change the model, enter a new name. If you enter in a model name that is not in the current vendor library, Module Compiler displays a list of available models. You can find detailed information about what’s available in the current vendor’s technology library by choosing Library Report from the View menu.

Operating Condition

Specifies the conditions (slow, typ, fast) under which the chip is likely to be used. Select one operating condition.

Named Opcond

Specifies which model in the technology library is associated with each of the Operating Condition buttons. For example, as shown in Figure 4-18, WCCOM is associated with slow.

Process, Voltage, and Temp

These items display the process, voltage, and temperature values assigned to each named opcond.
Options Menu (Module Compiler General Options)

You specify general setup and GUI options in the Module Compiler General Options dialog box, shown in Figure 4-19. Choose Options from the main menu bar to display the dialog box.

Figure 4-19  The Module Compiler General Options Dialog Box

The Module Compiler General Options dialog box contains the following items:

Log File

Enter the name of the file for recording log messages. Unless you enter a hyphen (-) as the file name, Module Compiler copies all messages sent to the log window to this file.

Max Messages

Enter a limit on the number of similar messages to print before giving up. Use this option to keep large numbers of similar messages from filling the log window, but be aware that you might mask other important messages in the process.
Display Max Area
Enter the maximum number of area units for the synthesis status display.

Display Max Latency
Enter the maximum latency for the synthesis status display.

Display Max FF
Enter the maximum number of flip-flops for the synthesis status display.

Display Num Bars
Enter the maximum number of bars that can be displayed in each optimization status bar graph (see Figure 4-14 on page 4-25).

Log Window Height
Enter the height of the log window, in characters. To remove the window, enter 0. This value takes effect the next time Module Compiler sends data to the log window. Manually resizing the window overrides this value. For large or complex designs, large log windows in conjunction with Verbose mode might significantly slow down synthesis.
Help Menu

The Help menu provides brief online information about menu bar items. Selecting any help item activates a text viewing window for that topic.

Figure 4-20  The Help Menu

Graphical User Interface Shortcuts

Table 4-2 presents keyboard shortcuts and other editing actions.

Table 4-2  Keyboard Shortcuts and Other Editing Actions

<table>
<thead>
<tr>
<th>Shortcut</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control-b or Left Arrow key</td>
<td>Moves the cursor left one character</td>
</tr>
<tr>
<td>Control-f or Right Arrow key</td>
<td>Moves the cursor right one character</td>
</tr>
<tr>
<td>Control-a</td>
<td>Moves the cursor to the beginning of the line</td>
</tr>
<tr>
<td>Control-e</td>
<td>Moves the cursor to the end of the line</td>
</tr>
<tr>
<td>Control-d</td>
<td>Deletes one character to the right of the cursor</td>
</tr>
</tbody>
</table>
Table 4-2  Keyboard Shortcuts and Other Editing Actions (Continued)

<table>
<thead>
<tr>
<th>Shortcut</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control-h</td>
<td>Deletes one character to the left of the cursor</td>
</tr>
<tr>
<td>Control-i</td>
<td>Inserts a tab</td>
</tr>
<tr>
<td>Control-w</td>
<td>Deletes the selected text</td>
</tr>
<tr>
<td>Control-k</td>
<td>Deletes text from the cursor to the end of the line</td>
</tr>
<tr>
<td>Control-u</td>
<td>Deletes entire line</td>
</tr>
<tr>
<td>Left-clicking the mouse</td>
<td>Changes insertion point</td>
</tr>
<tr>
<td>Pressing and holding down the middle mouse button while dragging</td>
<td>Scrolls the text</td>
</tr>
</tbody>
</table>
Module Compiler Language Guide

This chapter describes the general makeup and constructs of Module Compiler Language. It includes the following sections:

- Module Compiler Language Overview
- General Layout of the Input
- Modules
- Variables, Operators, and Expressions
- Attributes and Directives
- Macro Preprocessor
- Input Flow Control
- Functions
• Built-in Functions
• Messages
Using Module Compiler Language is the way to provide a high-level description of your design to Module Compiler. Module Compiler Language is a hardware description language that describes the functionality of the circuit and, through the use of directives, can also control how a circuit is synthesized and optimized.

Module Compiler Language has the look and feel of Verilog, but it has some differences. As a newer technology, Module Compiler Language specifically addresses datapath synthesis, optimization, and reuse needs. It also has new constructs and operators not found in Verilog that are useful for datapath design. Module Compiler Language borrows from the C programming language. For writing Module Compiler Language, prior experience with C is helpful but not necessary.

General Layout of the Input

In its most general form, input to Module Compiler consists of one or more files containing Module Compiler Language code. These files contain a high-level description of the design to be synthesized and optimized. Logically, these files appear as one input stream. If you concatenated the files, you would get a single description.

A Module Compiler Language file (see Figure 5-1) might have one or more of the sections shown below.
Figure 5-1  Module Compiler Language File

- **Macro definitions**
  
  Macro definitions implement preprocessing constructs. Although the example above groups them, they might appear anywhere in the file.

- **Comments**
  
  Text enclosed by /* */ and everything to the right of // in a line is considered a comment. Comments can appear anywhere in the input.
• Module definition

A module definition is a description of the design to be synthesized. An input that does not contain a module is an empty input, which synthesizes nothing.

A module is the Module Compiler Language analog of main() in a C program. A module can appear anywhere in the input, but it must not contain or overlap a function.

• Function definitions

You can call these pieces of encapsulated code from the module or from inside other functions. Functions are operations grouped into a named abstract object, which you can later refer to by its name. Because they are abstract objects, functions do not appear as groups or as other hierarchical entities in the output.

A function is the Module Compiler Language analog of a procedure in a C program. A function can appear anywhere in the input, but it must not overlap a module or any other function.

The following sections describe these constructs and the Module Compiler Language in more detail.
A module definition is the description of the design that Module Compiler synthesizes. The description begins with `module` and ends with `endmodule`, as illustrated in Example 5-1.

**Example 5-1  Sum of Inputs**

```plaintext
module test (Z, X, Y); //module interface
    output [8] Z;      //declare the output
    input [8] X, Y;    //declare the inputs
    Z = X + Y;         //sum!
endmodule
```

In Example 5-1, the module statement

```plaintext
module test (Z, X, Y);
```

describes the interface to the design. The rest of the module definition,

```plaintext
output [8] Z;
input [8] X, Y;
Z = X + Y;
```

specifies the content of the design. As mentioned above, `module` is the Module Compiler Language equivalent of `main()` in the C language. You can write a simple adder in Module Compiler Language, as shown in Example 5-1.

Example 5-1 generates an adder cell that takes two 8-bit inputs (X and Y) and provides one 8-bit output (Z). The list of arguments (Z, X, Y) is the interface specification for the module.

In Module Compiler Language, the arguments can appear in any order. There is no restriction on the number of arguments.
Like many other structured programming languages, Module Compiler Language requires that you declare a variable before it is accessed. Similarly, you need to declare the arguments for a module before they are referenced (see Table 5-1).

The input statement declares a signal input for a module. The output statement declares the output for a module. These signals must have a width and can be assigned a signed or unsigned format. If you do not assign a format, Module Compiler takes unsigned as the default.

<table>
<thead>
<tr>
<th>Table 5-1</th>
<th>Examples of Module Argument Declarations</th>
</tr>
</thead>
<tbody>
<tr>
<td>output unsigned [8] A, B;</td>
<td>Unsigned 8-bit-wide outputs A, B</td>
</tr>
<tr>
<td>output [8] a, b;</td>
<td>8-bit-wide outputs a and b, unsigned by default</td>
</tr>
<tr>
<td>input signed [16] X, Y;</td>
<td>Signed 16-bit inputs X and Y</td>
</tr>
<tr>
<td>input [1] xxx, yyy;</td>
<td>Unsigned 1-bit inputs xxx and yyy</td>
</tr>
</tbody>
</table>

The wire statement also declares a signal. This signal is not an input or an output but is internal to the module.

The module definition itself consists of one or more statements. The definition ends with the endmodule keyword.

Note that as in Verilog, there is no semicolon after endmodule, whereas most other statements end in a semicolon. In Module Compiler Language, the presence of a semicolon after endmodule results in a parsing error. The statements that make up a module do one of the following:

- Declare a variable
- Compute something and assign it to a variable
• Set a directive
• Print a message

These groups of statements are described in more detail in the following sections.

It is possible to write arbitrarily complex input descriptions, using a module alone, one without any hierarchical abstraction of groups of operations. However, code written in this way is not suitable for design reuse, which is an important design goal.

A more effective approach is to build a set of functions that can then be called to build this module (or another module that happens to require the same functions). See “Functions” later in this chapter.

---

**Variables, Operators, and Expressions**

Most operations in Module Compiler Language involve some variables and operators. All variables must obey the following rules:

• Variables must be declared before use.
• Variable names must begin with a letter and can contain only alphanumeric characters and underlines (_). Underlines must be separated by at least one other character.
• Variable names must not be the same as keywords in the language or the same as symbol names (names of functions, cells, and so on).

Module Compiler Language supports variables of several types. You use operators to combine variables into expressions.
Signal Variables

Module input, output, and wire declaration statements are used to declare signal variables. In addition to the general rules, signal variables must obey the following rules:

- A continuous time path from a signal variable to itself must pass through a sequential element or a feedback input of a function.

  With this restriction, Module Compiler can sort the network for synthesis. If a path from a variable to itself does not pass through a sequential element or a feedback input, Module Compiler cannot synthesize the circuit and generates an error message.

- You can make an assignment to a signal variable only once. Therefore, a variable can appear on the left side of an equality only once and it is not possible to assign a bit range to a variable.

- Signal variables must have a width before Module Compiler uses them in an expression. Therefore, although Example 5-2 is syntactically correct, it semantically has no meaning.

<table>
<thead>
<tr>
<th>Incorrect: creates a loop from Z to Z</th>
<th>Correct, because X is an input</th>
</tr>
</thead>
</table>
Example 5-2  Signal Variable Width

wire [8] Z;
wire X;
Z = X + 10 //ERROR: X must have a width

- Signal declarations without a width are a useful construct, which is further explained in the “Signal Outputs” section later in this chapter.

- Note that X in Example 5-2 does not have a 1-bit width, as it would in Verilog.

- In Module Compiler Language, X is treated as a signal with no defined width, which flags an error in Module Compiler Language.

- The + operator is one of several signal operators you can use to combine signal variables into expressions.

A datapath is actually no more than a series of these signal expressions. Most of these operators should be familiar to users of common programming or behavioral modeling languages.
Module Compiler Language has some unique operators, such as `>>>`. Where applicable, these unique operators follow the precedence rules of the C language, which are the same as those in Verilog. In Table 5-2, the operators are listed in order of decreasing precedence.

### Table 5-2   Signal Operators

<table>
<thead>
<tr>
<th>Signal operator</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>(width)</td>
<td>Casting</td>
</tr>
<tr>
<td>[ ]</td>
<td>Bit range</td>
</tr>
<tr>
<td>( )</td>
<td>Expression grouping</td>
</tr>
<tr>
<td>- ~</td>
<td>(Unary) arithmetic negate, bitwise invert</td>
</tr>
<tr>
<td>*</td>
<td>Multiply</td>
</tr>
<tr>
<td>+</td>
<td>Add, binary minus</td>
</tr>
<tr>
<td>&lt;&lt;&lt; &gt;&gt;&gt;</td>
<td>Left, right rotate</td>
</tr>
<tr>
<td>&lt;&lt; &gt;&gt;</td>
<td>Left, right shift</td>
</tr>
<tr>
<td>&lt; &gt; &lt;= &gt;&gt;=</td>
<td>Magnitude comparison</td>
</tr>
<tr>
<td>== !=</td>
<td>Equality, inequality compare</td>
</tr>
<tr>
<td>&amp;</td>
<td>Bitwise AND</td>
</tr>
<tr>
<td>^</td>
<td>Bitwise XOR</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>? :</td>
<td>Multiplex (MUX)</td>
</tr>
</tbody>
</table>

Operators on the same line have the same precedence. When Module Compiler encounters operators of the same precedence in a Module Compiler Language file, it processes them from left to right.
The precedence rules govern the order in which Module Compiler applies the operators to the variables. You can use parentheses to override this order or to make the code more readable.

In Example 5-3, although the first two expressions are identical, the second expression is easier to understand, because the order of evaluation is made clear. Also, note that the first two expressions are quite different from the third, which computes the OR of B and C first and then multiplies it by A.

Example 5-3  Operator Precedence Rules

\[
\begin{align*}
Z_0 &= A \times B \mid C; \quad \text{//compute the product, then OR} \\
Z_1 &= (A \times B) \mid C; \quad \text{//same as above} \\
Z_2 &= A \times (B \mid C); \quad \text{//compute the OR and then the product}
\end{align*}
\]

Normally, a variable name such as A denotes the entire signal. It is sometimes necessary to selectively access a certain range of bits in a given signal, which you do by using the [ ] operator.

Module Compiler bounds bit ranges by the width of the signal variable. This means that bit ranges must be in the interval from 0 to width \(-1\).

Bit ranges can be used anywhere you use a signal, but you must not use bit ranges on the left side of an expression. Specifically, you must not selectively assign a value to a range of bits. These bit-range concepts are shown in Example 5-4.

Example 5-4  Assigning Bit Ranges

\[
\begin{align*}
Z_1[4] &= A \times (B \mid C); \\
\text{//Not allowed. Cannot assign to a bit range.}
\end{align*}
\]

\[
\begin{align*}
Z_2 &= A[4] \times (B \mid C); \\
\text{//Allowed, if A is 4 or more bits wide.}
\end{align*}
\]
Example 5-5  Complex Expression

\[ Z = Z_1 = Z_2 = \neg((A[4] \land B) + (C == D)); \]

A complex expression (shown in Example 5-5) computes XOR of A and B and adds 1 if C equals D; otherwise, it adds 0. Finally, the result is complemented and assigned to Z, Z1, and Z2.

In Module Compiler Language, an expression can have multiple operators and variables. An expression does not need to contain an assignment, but in most cases, an expression without an assignment is not useful.

You can rewrite Example 5-1 on page 5-6 so that it accepts one more input and computes a sum of products (instead of just a sum), as shown in Example 5-6. The output must be declared to be larger to hold the product.

Example 5-6  Sum of Products

```verbatim
define Module 
module test (Z, X, Y1, Y2); //module interface 
    output [16] Z; //declare the output 
    input [8] X, Y1, Y2; //declare the inputs 
    Z = X *(Y1 + Y2); //compute!
endmodule
```

Temporary Signal Variables

Operator-based notation allows compact description of signal operations. However, Module Compiler does not always synthesize these operations in a single step. Often when an expression contains operators of different types, Module Compiler automatically breaks it into multiple expressions before synthesizing. The intermediate steps Module Compiler takes lead to the creation of temporary variables.
These temporary variables are created automatically. The final result of the expression depends on whether signed or unsigned values are used for the intermediate operands.

Module Compiler uses the following rules for generating temporary variables:

- **Determining the format**
  - If the operation involves subtraction, the intermediate result of the operation will be signed, irrespective of the formats of the involved operands.
  - For all other operations, the intermediate result will be signed if any of the operands are signed; otherwise, the intermediate result will be unsigned.

- **Determining the width**
  - The size of the temporary variable is the size of the largest operand. This size will be incremented by 1 if the largest operand is unsigned, and the format of the intermediate signal will be signed based on the previous rule on determining format.

Note:

The final width of the variable also depends on the type of arithmetic operation being performed—for example, whether you use addition, multiplication, or subtraction. In all cases an arithmetically correct result will be produced.
The same rules apply when bitwise operators (&, ^, |) are included in the expression. For example,

wire signed [9] A
wire unsigned [8] C
wire signed [7] B
output signed [9] D
= A + (B|C)

In the previous example, the B\text{C} operator generates a 9-bit-signed temporary variable.

Note:
The previous rules do not apply to comparative operations. The result is always a Scalar 1 for true and 0 for false for all comparison (==, >=, <=, !=, <or>) expressions. The value is treated as 1-bit unsigned.

You can override the automatic generation of temporary variables by using explicit variable declarations based on the desired width and format, allowing you to store the intermediate result.

For example, in the following case,

wire unsigned [8] B;
Z = mag(A * (B - 127));

the intermediate result generated by Module Compiler for B – 127 is a 9-bit-wide signed signal.
However, an unsigned 8-bit-wide temporary variable could be used if B is always greater than or equal to 127. You can force the use of this smaller, unsigned temporary variable by introducing a temporary signal. For example,

```
wire unsigned [8] B;
wire unsigned [8] temp = B - 127;
//B is greater than or equal to 127
Z = mag(A * temp);
```

---

### Integer Variables

Integer variables are the Module Compiler Language equivalent of the C language int or the Verilog integer. Integer variables are treated as 32-bit numbers by default. The bit-width (and the resulting range of values) can be changed, as described in “Constants” on page 5-22.

Integers follow generic variable rules such as name conventions and declaration requirements. Example 5-7 shows examples of integer declaration and use.

**Example 5-7  Examples of Integer Declaration and Use**

```
integer x;       //declare an integer variable named x
integer y = 20;  //declare an integer and initialize it to 20
integer a, b, c; //declare three variables
a = x + y / 2;   //assign value to a
```

Integers support most C language operators and can be used to construct expressions as in the C programming language. These expressions can be used wherever an integer is expected.

Module Compiler treats the following integer assignments differently. As a result, it will print the following integers differently in your output.
When using this statement,

```plaintext
ingeger i = 0
```

Module Compiler prints integer i in decimal format.

When using this statement,

```plaintext
ingeger i = 1'b0
```

Module Compiler prints integer i in hexadecimal format.

Be aware that Module Compiler does not have any uninitialized strings or integers. Module Compiler initializes all strings to null and all integers to 0.

For example, if you write

```plaintext
string y;
```

Module Compiler initializes y to null, which is the same as writing the following statement:

```plaintext
string y = "";
```

Similarly, if you write

```plaintext
integer x;
```

Module Compiler initializes x to 0, which is the same as writing the following statement:

```plaintext
integer x = 0;
```
Also be aware that using an integer value has an advantage over using a constant number, because the value of an integer variable can change while the Module Compiler Language input is being synthesized. This change allows a high degree of parameterization, which facilitates design reuse.

The integer operators supported by Module Compiler are listed in Table 5-3, in order of decreasing precedence.

### Table 5-3 Integer Operators

<table>
<thead>
<tr>
<th>Integer operator</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>( )</td>
<td>Expression grouping</td>
</tr>
<tr>
<td>− + ! ~</td>
<td>Unary operators: negate, add, logical not, bitwise negation</td>
</tr>
<tr>
<td>* / % + −</td>
<td>Arithmetic operators: multiply, divide, modulus, add, minus</td>
</tr>
<tr>
<td>&gt;&gt; &lt;&lt;</td>
<td>Right shift, left shift</td>
</tr>
<tr>
<td>&lt; &gt; &lt;= &gt;=</td>
<td>Magnitude comparison</td>
</tr>
<tr>
<td>== ! =</td>
<td>Equality, inequality compare</td>
</tr>
<tr>
<td>&amp; ^</td>
<td></td>
</tr>
<tr>
<td>&amp;&amp;</td>
<td></td>
</tr>
</tbody>
</table>

Integers can be used in the interface definition of a module to further parameterize the input. For instance, you can rewrite the sum-of-products example to allow inputs and outputs of varying sizes.

The widths are passed into the module, with a construct such as \texttt{in=8}. For further discussion of passing in parameters, see “Module Compiler Input Fields” on page 4-6.
Note that in all cases, the output is a cell called test that has three inputs and one output; the integers in the module interface have been resolved away. Integers can be given a default value, as shown in Example 5-8. If no value is provided for out, it has the value 6. A value must be provided for in.

Example 5-8  Module Parameters of Varying Widths

```verilog
module test (Z, X, Y1, Y2, in, out);
    integer in, out=6;
    output [out - 2] Z; //declare the output
    input [in - 2] X, Y1, Y2; //declare the inputs
    Z = X *(Y1 + Y2); //compute
endmodule
```

One use of integers is in signal expressions, in which integers denote signals that have fixed values. Because they are represented with integer variables, these values are fixed at the time of synthesis but are variable when the Module Compiler input is being synthesized. The sequence in Example 5-9 illustrates this use:

Example 5-9  Fixed at Time of Synthesis

```verilog
integer step = 16;
Z = A + step;
```

Above, Z and A are signals, and adder inputs are A and the current value of step (which is 16 and fixed at the time of synthesis).

Example 5-10  Variable During Processing

```verilog
integer step = 16;
step = step << 1;
Z1 = A + step;
```

In Example 5-10, the adder inputs are now A and the new value of step (which is 32 and variable during processing).

The precedence of operators is unaffected by the type of operand—signal, integer, or mixed. Also, the parser can separate out signals and integers.
If possible, enclose integer expressions in parentheses when you use them inside signal expressions. Note that the synthesis result does not change but readability and Module Compiler runtime are slightly improved, as shown in Example 5-11.

**Example 5-11  Integer Expressions in Parentheses**

\[ Z1 = X + (XX + YY + 5) + Y; \]
//XX, YY are integers
//X, Y are signals

---

**String Variables**

String variables are the character-string equivalent of the integer variables. Unlike integers, strings allow only a limited number of operators, shown in Table 5-4.

**Table 5-4  String Operators**

<table>
<thead>
<tr>
<th>String operator</th>
<th>Name</th>
<th>Expression prototype</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>()</td>
<td>Expression grouping</td>
<td>(a Op b)</td>
<td></td>
</tr>
<tr>
<td>[ ]</td>
<td>Substring</td>
<td>a[n:m], a[n]</td>
<td>String</td>
</tr>
<tr>
<td>+</td>
<td>Concatenate</td>
<td>a + b</td>
<td>String</td>
</tr>
<tr>
<td>==</td>
<td>Equality compare</td>
<td>a == b</td>
<td>Integer</td>
</tr>
<tr>
<td>!=</td>
<td>Inequality compare</td>
<td>a != b</td>
<td>Integer</td>
</tr>
</tbody>
</table>

Like integers, strings can be passed as arguments to a module. This is useful in passing names into the module. Strings can also be given default values in the same manner as integers.
You declare strings by using the keyword `string`. You differentiate string constants from others by enclosing them in double quotation marks. Some representative uses of strings are shown in Example 5-12. Module Compiler also provides a string function. You use the string function for concatenating different names, constants, and values into one string. The `strlen` function is available to return the length of a string. You can use the conventions in Table 5-5 with the string function.

### Table 5-5 string Function Conventions

<table>
<thead>
<tr>
<th>To enter this</th>
<th>Type this</th>
</tr>
</thead>
<tbody>
<tr>
<td>Newline</td>
<td>\n</td>
</tr>
<tr>
<td>Embedded tab</td>
<td>\t</td>
</tr>
<tr>
<td>Embedded double quotation marks</td>
<td>&quot;</td>
</tr>
</tbody>
</table>

### Example 5-12 Using Strings

```plaintext
string x; // declare a string called x
x = "I am a string."; // initialize it
x = "hi! " + x;

string y = "hi! I am a string."; // another string
integer eq = x == y; // eq equals one because x and y are equal
integer eq1=x[3]=="hi!"; // eq1 equals one
integer len=strlen(x[4]); // len equals one

// create a string with the text "name of X is X and width is 16"
wire [16] X;
string x = string("name of X is ", X, "and width is ", width(X), "\n");
```

It is an error to add or compare a string and an integer or compare a string and a signal.
Constants

The previous sections contain numerous examples of constants. Just as there are different types of variables, there are different types of constants (see Table 5-6). A number such as 5 or 25 is an integer constant, whereas a character string such as “abc” or “25” is a string constant. A constant can be used wherever a quantity of its type is required.

Module Compiler supports large integers with decimal, binary, hexadecimal, and octal formats and widths up to 1,024 bits. By default, integer values are represented with 32 bits.

When a numeric constant appears in a signal statement, its width is the minimum possible. For example, the width is 4 bits if the constant is 15. You can modify this behavior by attaching a format as well as a width specification to a constant. Operations on large integers (more than 32 bits) are more restrictive than on normal integers, but most common operators such as +, −, and ∗ are supported.

Every type of constant can begin with a minus sign to indicate that the value is negative. Hexadecimal constants are identified by 'h, followed by characters in the set {0123456789abcdef}. Alphabetic characters can be replaced by their uppercase equivalents. Octal constants are identified by 'o, followed by characters in the set {01234567}. Binary constants are identified by 'b, followed by characters in the set {01}. Decimal constants can be identified by 'd.
### Table 5-6  Examples of Constants

<table>
<thead>
<tr>
<th>Example</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Z = A + 15; )</td>
<td>15 is a 4-bit input to the adder.</td>
</tr>
<tr>
<td>( Z1 = A + 32 \ 'h f )</td>
<td>15 is a 32-bit input here.</td>
</tr>
<tr>
<td>integer x1 = 101;</td>
<td>Assign decimal 101 to integer variable x1.</td>
</tr>
<tr>
<td>integer x2 = 'h 101;</td>
<td>Assign hex 101 to x2; x2 = 25.</td>
</tr>
<tr>
<td>integer x3 = 'o 101;</td>
<td>Assign octal 101 to x3; x3 = 65.</td>
</tr>
<tr>
<td>integer x4 = 'b 101;</td>
<td>Assign binary 101 to x4; x4 = 5.</td>
</tr>
<tr>
<td>integer x5 = 64'h 101;</td>
<td>Assign hex 101 to x5; x5 is 64 bits wide.</td>
</tr>
<tr>
<td>integer x6 = 'h a12b5678c;</td>
<td>x6 is a large integer.</td>
</tr>
<tr>
<td>integer x7 = x6 * 15;</td>
<td>x7 is also a large integer.</td>
</tr>
<tr>
<td>integer y = 'h x;</td>
<td>Make y a “don't care” value.</td>
</tr>
</tbody>
</table>
Global Variables

Module Compiler requires that all variables be declared before they are referenced. No variables are implicitly created that can be referenced in a Module Compiler Language input. A notable exception to this rule is global variables, which are always available and visible even before they are declared.

Module Compiler currently has one predefined global signal variable, CLK, which is used to represent the default clock signal. CLK, like a module input, is considered preassigned and can therefore be used to compute other signals. You can create other clock signals by setting the clock attribute. See “Multiple Clocks” on page 6-74 for more information about setting the clock attribute.

You can create other global signals by placing the global keyword after the wire keyword in a signal declaration. The global wire defined in this way can be accessed in any code executed after the declaration. Module inputs and outputs cannot be declared as global.

You create global integer and string variables in a similar manner, by placing global after the integer or string keywords in the variable declaration.

You should use global variables only when absolutely necessary. The overuse of global variables can make your code difficult to reuse, maintain, and understand.

A locally declared variable with the same name as a global variable takes precedence over the global variable and eclipses it within the scope of the function in which the local variable was declared.
In Example 5-13, a global reset signal, RESET, is defined and used in a function.

Example 5-13   Examples of Global Variables

```verilog
function cont (Z,A);
  input A;
  output Z;
  Z=count (A,RESET,start,0);
endfunction

module test_global (Z,A,R);
  input [8] A;
  input [1] R;
  integer global start=3;
  wire global [1] RESET=R;
  output [8] Z=cont(A);
endmodule
```

Attributes and Directives

Attributes are variables that accept certain strings or a range of integers. To access these variables, you use the keyword `directive`.

Directives provide a mechanism for giving operating hints to Module Compiler by setting the value of attributes. Generally, the attributes influence the way a design description is compiled and synthesized rather than changing the functionality of the design. However, some attributes, such as `pipeline`, can affect the latency of the design. See “Handling Latency” on page 10-13 for more information.

There are two principal directive types: `default` and `local`. Directive types are distinguished by the scope of their influence. By default, directives affect only subsequent statements that are at the same or lower level in the hierarchy created by the function.
A *default* directive issued in a function can affect statements in the same function and in functions called from the function containing the directive. But a default directive in a function cannot affect statements in the function or module that called the function containing the directive.

*Local* directives affect only the next statement. If the next statement is a function call, the entire function call and all functions called from that function are affected. These directives are used to make temporary changes in the directive values.

Note:

The global directive is no longer supported, beginning with the 2003.06-SP1 release. The default and global directives now have the same scope.

See the *Module Compiler Reference Manual* for a list of the directives Module Compiler supports.

**Example 5-14  Directive Scope**

directive (group = "MAC"); // default scope
wire [n] Y1 = M1*X + B1;
wire [n] Y0 = M0*X + B0;
directive local (group = "MUX"); // local scope
wire [n] MUX_OUT= SEL ? Y1 : Y0;
wire [n] Z = sreg(MUX_OUT);

The directive statements in Example 5-14 set the *group* attribute. The *group* attribute is specified as “MAC” in the first line. The local directive in the fourth line specifies the group directive “MUX” only for the following line:

MUX_OUT = SEL ? Y1 : Y0;
The group attribute “MAC,” which is specified as the default directive, is applied to the last line.

The value of an attribute can be queried at any time. In Example 5-15, the following statement sets the string x to the value of the fatype attribute that is currently set.

**Example 5-15 Querying Value of an Attribute**

```java
string x = directive(fatype);
```

You can set several attributes in a single statement by using a comma-separated list (shown in Example 5-16), but query access to the attributes must be one at a time, as shown here.

**Example 5-16 Setting Several Attributes in a Single Statement**

```java
directive(pipeline = "on", delay = 1000);
string currentPipe = directive(pipeline);
integer currentDelay = directive(delay);
```

---

**Macro Preprocessor**

Module Compiler Language supports the C-language preprocessor, cpp. This preprocessor can usually be found in `/lib/cpp` or `/usr/lib/cpp` on UNIX systems. It is important to understand a few key points of cpp usage with Module Compiler.

As a true preprocessor, cpp runs before any of the other processing in Module Compiler takes place. For instance, if you use this preprocessor to strip out comments (text with `/* */` or `//`) in Module Compiler Language code, the comments will have been removed by the time Module Compiler parses the input. This also applies to other preprocessor constructs described in the sections that follow.
**#define**

The most popular use for the preprocessor is to define macros. A macro is a string of text that can be given a name. Whenever Module Compiler encounters this name, it inserts the string in place of the name.

At a higher level of complexity, the substitution can be parameterized so that all occurrences of some keyword are replaced by another keyword in the string. The macro is defined with the `#define` construct (the “#” needs to be at the beginning of a new line).

**Example 5-17 Using #define**

```c
#define MAX 125
...
info("n exceeds max value", MAX, "\n");
#define myinfo(x) info("===> width of ", x, " is", width(x), "\n");
...
wire [n:0] dataIn;
myinfo(dataIn);

/* the preprocessor replaces the above line
myinfo(dataIn); with
info "===> width of", dataIn, " is", width(dataIn), "\n */
```

This example defines a macro called “myinfo” that accepts one argument. The call to myinfo is replaced by a call to info as myinfo is expanded.

**Example 5-17** also defines MAX to be 125. Hereafter, whenever Module Compiler encounters MAX, it inserts 125. This is a powerful technique, because if the value of MAX changes, you need to modify it in only one place and the change ripples through the rest of the code.
#include

Another use of the preprocessor is for including one Module Compiler Language file inside another. You do this via the #include construct. When the preprocessor encounters #include, it substitutes the contents of the named file in place of the line containing #include.

This technique is useful in distributing your design over several files; it combines these files into one logical stream before presenting them to Module Compiler. For instance, if a file called test.mc contains the line

```c
#include "test1.mc"
```

the contents of test1.mc are merged into the contents of test.mc at this line. The merging is done on the fly, and the original contents of test.mc and test1.mc are left unchanged.

#define

Both the #define and the #include constructs can be combined with the ifndef construct to conditionally invoke the preprocessor.

You can use these constructs to build a “debug mode” into the sum-of-products example. If the input is used as shown in Example 5-18, the Module Compiler Language parser prints two sets of info messages. When debugging is no longer needed, you can disable it by defining the DEBUG macro as 0.

The following example computes a sum of products, allows inputs and outputs to be of varying widths, and gives the resulting cell whatever name was passed in.
Example 5-18  Using ifdef

```plaintext
#define DEBUG1
module test (Z, X, Y1, Y2, in, out);
    string name = "testCell";
    directive(modname = name);

    #ifdef DEBUG
        info("name of the output cell is: ", name, "\n");
    #endif
    integer in, out;
    output [out - 2] Z;
    input [in - 2] X, Y1, Y2;
    #ifdef DEBUG
        info ("input width is: ", in, "$t output width is: ", out, "\n");
    #endif

    Z = X *(Y1 + Y2);
endmodule
```

Caution!

Macros and includes can be difficult to debug. These constructs should be used only when the added complexity is required to achieve increased efficiency.

---

**Input Flow Control**

Although it is possible to write many design descriptions by using the constructs described in the previous section, it is cumbersome without the use of flow control.

One of the strengths of Module Compiler Language is that it has general flow control mechanisms, which allow the input to be conditionally processed in different ways.
These general flow control mechanisms consist of conditional blocks (if/else), loops (replicate), and substitution ({}). In each case, they alter the flow of the input stream to Module Compiler to fit the mechanism in use. For example, if an n-stage loop is used, the code inside the loop is replicated n times and processed by Module Compiler.

Unlike in most other programming languages, the flow control constructs in Module Compiler Language can appear anywhere, including inside other statements and constructs, and therefore can alter the input or create new tokens. There are some exceptions to this rule, which are listed in the following sections.

**Substitution ({}**

This construct allows computed substitutions into the input stream. It evaluates the expression enclosed in {}, converts the results into a string, and substitutes it into the input stream. The inserted text gets concatenated with the surrounding text in the input stream if there are no white-space separators. For example, the following code fragment creates a new token, which is used to name a wire.

*Example 5-19   Substitution ({})*

```plaintext
integer n = 10;... //the value of n might be modified here.
wire [8] X{n};
//creates a wire named X10 if the value of n is 10.
```

The expression in {} can contain any integer or string variables and constants but no flow control constructs.
**Conditional Block (if/else)**

This construct provides flow control and allows the input to be conditionally modified before it is further processed. The condition can be any expression that evaluates to a zero or nonzero result.

If the condition is true, the text following the “if” is inserted into the input stream and the input is reprocessed. If the condition is false, nothing is inserted into the input stream or the text following the else is inserted into the stream. Some examples are shown in Example 5-20.

**Example 5-20  if/else Examples**

//If n -m is zero, print an error and stop further processing

```plaintext
if (n == m) {
    fatal ("integer divide by zero!
m-n is zero in (x / (m - n)) 
");
}
```

//If a bit-width is given, then use that; otherwise use 8 bits

```plaintext
if (w) {wire [w - 2] X;}
else {wire [8] X;}
```

//Create another wire, identical to X
wire [if (w) {w - 1} else {7} : 0] X1;

The third example in Example 5-20 embeds an if/else construct inside another statement. This style is more compact but not as easy to understand as the nonembedded style.

**Note:**

The conditional expression in an if/else statement is not allowed to contain any flow control constructs or substitutions.
More important, the embedded style allows if/else constructs to be used in contexts, such as module interface definitions, where the nonembedded style is not allowed. Example 5-21 uses the values passed in or hard-wired values to allow an additional input.

Example 5-21  Conditional Blocks

module test (Z, X, Y1, Y2, param, if (param) (Z1));
    integer param,in=8,out=16;
    output [out - 2] Z;
    input [in - 2] X, Y1, Y2;

    Z = X *(Y1 + Y2);

    if(param) {
        output [out - 2] Z1 = Z + 1;
    }
endmodule

Conditional blocks can nest indefinitely and must be completely contained within a module or function. The condition expression for all conditional blocks must be free of flow control and substitution constructs. A side effect of this restriction is that common expressions such as

if (width(X{i}) == 8)

lead to parsing errors. You can overcome this limitation by computing the expression with the substitution outside the conditional.
Loops (replicate, repl)

The if/else construct conditionally inserts a block into the input once. In contrast, the replicate construct can conditionally insert a block into the input stream multiple times.

A replicate construct simply replicates the associated text block back-to-back while the loop is executed. In Module Compiler Language, a replicate construct can appear anywhere in the body of the code where an if/else statement can appear.

The syntax for replicate is very similar to that of the for-loop in the C language. The replication is controlled by three statements (start, condition, and update) and an optional separator. The example in Figure 5-2 generates seven wires named X0 through X6.

Note:
The Module Compiler Language parser does not allow trailing commas.

Figure 5-2  Example of Replicate Syntax

<table>
<thead>
<tr>
<th>Start statement</th>
<th>Condition statement</th>
<th>Update statement</th>
<th>Separator</th>
<th>Text Block</th>
</tr>
</thead>
<tbody>
<tr>
<td>wire [8] replicate(integer i = 0; i &lt; 7; i = i +1; &quot;&quot;) {X{i}};</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Module Compiler evaluates the start statement only once at the beginning of the replication. Then, it evaluates the condition statement. If the statement is true, it replicates the text block once. Next, Module Compiler executes the update statement. If the conditional statement is true, it inserts the separator statement and
then repeats this process from the point after the evaluation of the start statement. If the conditional statement is not true, the process is completed.

You can use the optional separator to separate adjacent segments of the replicated text.

Example 5-22 shows an incorrect replicate statement with a dangling comma followed by two correct examples of usage.

Example 5-22  Replicate Statements

```
wire [8] replicate (integer i=0; i<3; i=i+1) {X{i},};      //incorrect
    //the above example gives "wire [8] X0,X1,X2,;" //incorrect
wire [8] replicate (integer i=0; i<2; i=i+1) {X{i},} X2;  //okay
wire [8] replicate (integer i=0; i<3; i=i+1; ",") {X{i}}; //best
    //both the above examples give "wire [8] X0,X1,X2;" //correct
```

There are other ways to generate the same results. This example also generates eight wires (named Y0 through Y7):

Example 5-23  Generating Eight Wires With Replicate

```
replicate(i = 0; i < 8; i = i + 1) {wire [8] Y{i};}
```

The start and update statements can be any statement, and the conditional expression can be any expression. This can lead to trouble, as in the following example, which creates an infinite loop.

In Example 5-24, the Module Compiler Language parser detects infinite loops and stops.

Example 5-24  Infinite Loop Due to Replicates

```
replicate(i = 0; i < 8; i = i - 1) {wire [8] Y{i}; }
    //Wrong, causes infinite loop
```
The loop variable—or any other variable—can be modified or otherwise accessed in a completely unrestricted manner inside the replicate block.

Also, in the case of replicates embedded in a statement, the entire statement is collected before it can be executed. This can lead to some subtle but potentially dangerous side effects.

In the next example, the second code fragment generates the correct result whereas the first code fragment left shifts everything by 4. Note that enclosing the integer variable inside {} causes it to be evaluated immediately and the resulting string to be placed in the input stream.

**Example 5-25 replicate Examples**

```
Z = replicate(i = 0; i < 4; i = i+1) { (X{i} << i) + } ;
//Wrong. Module Compiler generates errors
```

```
Z = replicate(i = 0; i < 4; i = i+1) {(X{i} << {i}) + } 0;
// Correct implementation of shift-and-add that generates:
// Z = (X0 << 0) + (X1 << 1) + ...
```

Because replicate simply replicates the text block back-to-back, a problem occurs when the text blocks are separated by a “,” or an operator such as “+” as in the case above. When the loop terminates, there is a dangling “,” or “+” at the end.

You must remove the dangling “+” by padding the replicate with an expression or objects. The second code fragment in Example 5-25 shows 0 added to correct the problem.
Alternatively, the `replicate` construct can specify a separator string, which Module Compiler appends to all but the last replication. Note that in the example, the use of the separator in the `replicate` statement removes the need for the final `0`.

The following example illustrates a better approach to the problem. This approach avoids the need to address a dangling “+”:

**Example 5-26  Avoiding Dangling Plus (+) With replicate**

```
Z = replicate(i = 0; i<4; i = i+1; "+") {(X{i} << {i})};
//This generates:
//Z = (X0 << 0) + (X1 << 1) + (X2 << 2) + (X3 << 3);
```

Finally, replicates have the same restriction as `if/else` blocks. The start, update, and condition expressions cannot contain any flow control constructs. Also, a replicate must not span or straddle a module. A replicate can appear in all other contexts, including interface definitions.

**Example 5-27** modifies **Example 5-26** to generate a cell with a variable number of inputs. Note that this example computes `(X * Y0) + (X * Y1) +...`. It is possible to compute `X * (Y0 + Y1 + ...)` by rearranging the replicate. Note in the example how the integer parameters `n` and `param` can be used in the parameter list before they are formally declared in the body of the module.
Example 5-27 computes a multi-input sum of products as follows:

\[ \sum_{i=0}^{n} X \times Y_i \]

using bit-widths that are either hard-wired values or values passed in. The bit-widths need to be called as either

\( n = \text{int\_value}, \) \( \text{param} = 0 \)

or

\( n = \text{int\_value}, \) \( \text{param} = 1, \) \( \text{in} = \text{int\_value}, \) \( \text{out} = \text{int\_value}. \)

Example 5-27  Conditional Blocks and Replicates

module test ( Z, X, n, replicate(integer i=0; i<n; i=i+1;""), {Y{i}}), param, if (param) {in, out} );
//declare X and Z as before; in addition declare Y0,Y1,...,Yn
integer n, param;
if (param) {integer in, out;}
else {integer in = 8, out = 16;}
output [out - 2] Z;
input [in - 2] X, replicate(i=0; i<n; i=i+1;""), {Y{i}});
//generate X * Y0 + X * Y1 + X * Y2 ...
Z = replicate(i=0; i<n; i=i+1; "+") {X * Y{i} } ;
endmodule

A terse form of `replicate` is provided by the `repl` construct. This construct assumes that the start statement is always of the form integer \( i=0 \), the condition is always of the form \( i<n \), and the update statement is always of the form \( i=i+1 \). You must specify the name of the iterator \( i \) and the upper limit \( n \). You can optionally specify a separator string. In this case, the loop variable does not need to be predeclared. It is an implicitly repeated integer variable with its value initialized to 0 and with its scope local to the loop.
Note that the arguments are separated by commas and that the scope of the iterator variable is strictly local to the replicate. **Example 5-28** is the same as **Example 5-27** but uses the short form of `replicate`.

**Example 5-28  Using repl (the Short Form of replicate)**

```plaintext
module test (Z, X, n, repl(i, n,"",")) { Y(i) }, param, if
    (param) (in, out));
// declare X and Z as before; in addition declare Y0,Y1,...,Yn
integer n, param;
if (param) {integer in, out;}
else {integer in = 8, out = 16;}
output [out - 2] Z;
input [in - 2] X, repl(i, n,"",")) { Y(i)};
//generate X * Y0 + X * Y1 + X * Y2 ...
Z = repl(i, n, "+") { X * Y(i) };
endmodule
```

**Functions**

It is possible to write complex descriptions without using functions, but it becomes increasingly difficult as the complexity of the design increases. This is where hierarchical partitioning of input becomes invaluable.

The concept behind hierarchical partitioning is to break a large design into many smaller designs and then construct the large design by making references to the smaller pieces.

This approach has the obvious advantage of decreasing complexity. In addition, it promotes code reuse: Pieces of code written for one design can later be used in another design without any reworking.
In Module Compiler Language, a function is the equivalent of a software procedure. It is a chunk of Module Compiler Language code that has been abstracted away into a named entity. You can instantiate copies of this code by referring to its name.

The code that calls this entity can itself be a similar entity. Thus, it is possible to have hierarchies of function, where you build each higher-level function by using calls to lower-level functions or building blocks. When the processing is completed, all function calls are resolved and the result is a flattened cell.

These functions are abstract entities: They are pieces of code that have no meaning outside the processing in Module Compiler. When this processing is complete, all function calls have been resolved and the result is a flat description.

A function has two aspects: the function definition (the code) and a function call (a reference to the code). In Module Compiler Language, the function definition is very similar to a module definition. A module is actually a special function that always appears at the top and cannot be called like a function.

**Example 5-29** converts **Example 5-27** and **Example 5-28** into a function definition. It computes

\[
\sum_{i=0}^{n} X \times Y_i
\]

by using bit-widths that are passed in.
Example 5-29  Bit-Widths Passed in a Function Definition

function productSum (Z, X, n, repl(i , n, ",") { Y(i)});
   // declare inputs and outputs
   integer n;
   output Z;
   input X replicate(i = 0; i < n; i = i + 1) { Y{i},} X;
   //generate X * Y0 + X * Y1 + X * Y2 ...
   Z = replicate(i = 0; i < n; i = i + 1; "+") { X * Y{i} };
endfunction

module test (OUT, A, B, C);
   output [16] OUT;
   input [8] A, B, C;
   productSum(OUT, A, 2, B, C);
endmodule

In Module Compiler Language, a function can contain any statement other than a module declaration or a function declaration. The function declaration can declare new variables and can make function calls, but a function cannot be declared in a function body.

This example first replaces module and endmodule with function and endfunction and gives this function a more meaningful name, productSum. It also modifies the interface definition to exclude param, in, and out.

This is because the inputs to a function are a given: A function cannot create its own input. The function still declares its inputs, but without any attributes, which are determined by the caller.

The attributes for the output can be determined by the function, but in this case, Module Compiler leaves that up to the caller as well, so the output declaration is without attributes. This function can now be called as shown in Example 5-29.
The module test following the function `productSum` computes the value of OUT, using a function call that maps OUT to “Z” in `productSum`. It maps 2 to n, A to X, B to Y0, and so on.

A function can be written in a separate Module Compiler Language file. In other words, you can write two separate Module Compiler Language files, one for the main module calling the function and one for the function by itself. If you do this, you have to remember to include the names of both Module Compiler Language files as input files before you run your design.

---

**User-Defined String and Integer Functions**

By default, user-defined functions do not have return values, although Module Compiler supports a syntax that gives the appearance of returning a signal value.

You can create functions that return a string or an integer value by inserting the keyword `string` or `integer`, respectively, before the function. The `return` keyword is used to specify the return value of the function. **Example 5-30** shows an integer function and a string function.
Example 5-30  Using Integer Functions and String Functions

```plaintext
string
function adds (X,Y);
    integer X,Y;
    return (string(X,"+",Y));
endfunction

integer
function sum (X,Y);
    integer X,Y;
    return (X+Y);
endfunction

module adder(a,b,X,Y,Z);
    integer a,b;
    input [8] X,Y;
    output [8] Z;
    if (sum(a,b)>8) {
        warning ("sum of a and b is greater than 8,
got:",adds(a,b),"
"
    }
    Z=sum(a,b);
endmodule
```

Specifying Variable Function Argument Lists

Module Compiler supports complete and incomplete argument lists for functions. Either type of list can be variable in length, allowing Module Compiler to use one, some, or all of the listed arguments.

A complete argument list explicitly specifies a value for each argument declared in the function. An incomplete list omits arguments for which you have defined default values; the list can imply any or all arguments that have defaults.

A built-in function, fnArgs, facilitates the construction of variable-length lists within a function. It returns the total number of arguments supplied to the function call. For more information about fnArgs, see Chapter 6 of the Module Compiler Reference Manual.
The following example shows the function `sum` with a variable-length complete argument list. The function uses `fnArgs` and `repl` to create the list. The function does not require the `VAR` keyword, because `fnArgs` computes the number of arguments in the function list.

Example 5-31  Specifying a Complete Argument List as a Variable in Length (fnArgs in repl)

```
function sum (Z, repl(i,fnArgs()-1,"","){X{i}});  
  input repl(i,fnArgs()-1,"","){ X(i)};  
  output Z;  
  Z=repl(i,fnArgs()-1,"+"){X{i}};  
endfunction

module adder (Z,A,B,C);  
  input [8] A,B,C;  
  output [8] Z;  
  Z=sum (A,B,C);  
endmodule
```

The following example shows a function with a variable-length incomplete argument list. In this case, the function uses `fnArgs` in an `if-else` statement. Note the keyword `VAR` between the function name and the argument list.
Example 5-32  Specifying an Incomplete Argument List as a Variable in Length (if-else)

function foo VAR (Z, A, B, num);
    integer num=5;
    input A;
    if (fnArgs()>2) {input B;}
    else {wire B=~A;}
    output Z=A+B+num;
endfunction

module test (Z1, Z2, Z3, A, B);
    output [8] Z1, Z2, Z3;
    input [8] A, B;
    Z1=foo(A); // Z1=A+~A+5;
    Z2=foo(A,B); // Z2=A+B+5;
    Z3=foo(A,B,3); // Z3=A+B+3;
endmodule

The foo function in the preceding example can be called with two, three, or four arguments. By default, num has the value 5 and B is the inverse of A. If the caller supplies a value for A, B, or both, the supplied values override the defaults.

Note:

If you have not specified defaults, using VAR does not solve the problem.

If the variable arguments consist only of string or integer parameters, the parser does not require you to use the VAR keyword. The parser automatically detects functions that can take a variable number of parameters.
Example 5-33  Incomplete Argument List with Variable Number of Parameters Only

function foo (Z, A, B, num); //no VAR needed here
integer num=5;
input A, B;
output Z=A+B+num;
endfunction

module test (Z1, Z2, A, B);
input [8] A, B;
output [8] Z1, Z2;

Z1=foo (A,B);       //Z1=A+B+5
Z2+foo (A, B, 3);   //Z2=A+B+3
end module

In Example 5-33, the VAR keyword is not needed, because only the parameter “num” will ever be omitted. If the function also allowed you to omit the interface signal B, then the VAR keyword would be required.

Argument Types

Function arguments fall into one of the following classes: constant arguments, signal inputs, feedback inputs, or signal outputs.

Constant Arguments. You must declare these arguments as integers or strings inside the function. The caller must pass in a matching value. This value can be modified by the function, but this has no effect on the caller.

Signal Inputs. You must declare these arguments as input inside the function. The caller can pass in a signal or an integer value. The signal must have a width. The function must not assign the inputs
If the declaration contains a width and/or a format, the width and the format of the signal passed in are expected to match that in the declaration.

If you have enabled the strict parsing option when invoking Module Compiler at the UNIX prompt by entering

```
% mc -strict +
```

Module Compiler issues a warning if any mismatch occurs. As a default, strict parsing is always enabled. When a mismatch occurs, a temporary variable is generated to convert the width of the signal passed to the function to that declared in the function, as follows:

```
temporary_variable = input from caller;
value used in function = temporary_variable
```

**Feedback Inputs.** You must declare these arguments as “input fb” inside the function. Feedback inputs behave like normal inputs, except that these inputs are points Module Compiler can use to break a loop. You should not need to use this feature except to allow the creation of continuous time loops.

Suppose you want to create a circuit with a continuous time loop, as shown in Example 5-34. Module Compiler synthesizes the loop by starting with the inverter input. Timing estimates for this circuit are not meaningful (Module Compiler reports the delay through one pass of the loop, starting at the feedback input).
Example 5-34 Using Feedback Inputs

function delay (Z,A);
    input fb A;
    //can break loops at this input
    output Z=~A;
endfunction

module loop (Z,A);
    input [1] A;
    output [1] Z;
    Z = delay(Z&A);
    //loop created here
endmodule

Signal Outputs. You must declare these arguments as output inside the function. The caller must pass in a signal. There are two types of functions and outputs:

- Functions that require the caller to specify the output width, such as an up-counter function that requires the caller to specify the upper limit on the counter. It is an error to call such functions with an output that does not have a width.

- Functions that do not require the caller to specify the output width and that have a good estimate of the correct output. For example, a register function knows that the output should be as wide as the input.

You can call these functions with an output that does not have a width, and the functions assign a width to the output. If you call a function by using an output whose width is different from the expected width, Module Compiler generates a temporary variable as follows:

temporary_variable = result of the function;

output from caller= temporary_variable
In either case, when a variable is passed into a function, it is substituted in the place of the argument to which it was matched. Then, whenever the argument is referenced, the name of the variable that was passed in is used.

These rules are illustrated in Example 5-35 and Example 5-36. In Example 5-35, the statement

```plaintext
info("name of Z is: ", Z, ";n");
```

prints

"name of Z is OUT"

**Example 5-35  Deferred Declarations**

```plaintext
module test (OUT, A, B, C)
    integer dummy = 1;
    integer w = 16;
    output [8] OUT;
    input [8] A, B, C;
    wire SIG;
    product (SIG, A, B, C, w);
    info("w is: ", w, ";n");
    OUT = SIG << 2;
endmodule

function product (Z, X, Y0, Y1, param);
    integer dummy = 100;
    integer param;
    output [param - 2] Z;
    input X, Y0, Y1;
    Z = X * Y0 + X * Y1;
    param = 0; // change local param
    info("param is: ", param, ";n");
    info("name of Z is: ", Z, ";n"); //prints name of Z is OUT
endfunction
```
• First, note that both the function and the caller have integer variables with the same name. These variables are distinct.

• Second, the integer variable that is passed to the function is modified by the function, but its value does not change in the caller.

• Third, the caller declares SIG without a width and passes it to the function as an output; the function then creates the output by assigning it the appropriate attributes.

• Fourth, the function assigns to Z, thereby assigning to SIG. The caller can now use SIG to compute something else.

Example 5-36 is a modified version of Example 5-35.

**Example 5-36  Overriding Function Declarations**

```verilog
module test (OUT, A, B, C)
    integer w = 16;
    output [8] OUT;
    input [8] A, B, C;
    wire [8] SIG;
    product (SIG, 16, B, C, w);
    ...
endmodule

function product (Z, X, Y0, Y1, param);
    integer param;
    output [param - 2] Z;
    input X, Y0, Y1;
    Z = X * Y0 + X * Y1;
endfunction
```

Here, note that a constant, 16, is passed in the place of X. This is allowed. Second, the caller defines SIG as an 8-bit quantity and the function defines Z as a 16-bit quantity. A temporary signal is created to convert the 16-bit Z from the function to the 8-bit SIG in the module.
Declaring Variables

You must declare each variable before using it. The following example shows an error condition caused, with the parser, by using the next_sum variable before declaring it:

```vhdl
wire[3] sum = a + next_sum; //error: next_sum is not yet defined
```

The following example shows the code written correctly:

```vhdl
```

Local Variables

Because Module Compiler copies the code representing a function into the caller, the naming scheme for locally created variables—variables you create by using wire—has to allow unique names only. Usually Module Compiler creates unique names by prefixing the local variable name with the output name or the left side of the expression that called the function.

Sometimes it is also necessary to append a unique integer to the name. This name is reflected in the synthesis results as well. The naming scheme is detailed further in “Naming” on page 8-12.

Calling Conventions

Example 5-37 shows one style of calling a function. An alternative style of function call is in the form X = name(...). This style assumes that the output of the function is X.
In Example 5-37, the call to the product function can be replaced with \( \text{OUT} = \text{product} \,(A, \, B, \, C) \) without a change in the results. For use in this style, the function must have one or more outputs and the first parameter must be an output.

Another style of function call involves attaching an “instance name” to the function. This style takes the form

\[
X = \text{name instance}_\text{name}(...) \\
\text{or} \\
\text{name instance}_\text{name}(...) \\
\]

In either case, you use the instance name as the prefix string in naming the local variables of a function. This is useful for identifying and collecting all the signals a particular call generated to a particular function.

Functions can be embedded in expressions. In such a case, Module Compiler implicitly creates the output of the function as a temporary variable. In order for this to work correctly, you must declare the width of the output inside the function.
Example 5-37  Function-Calling Conventions

module test (OUT, A, B, C)
   integer w = 8;
   output [8] OUT;
   input [8] A, B, C;
   wire U, V, W;
   product(U, A, B, C, w);
   // virtually identical to the call above
   V = product (A, B, C, w);
   // use an instance name. 'temp' in the
   // function call will be named
   // call1_temp
   product call1 (W, A, B, C, w);
endmodule

function product (Z, X, Y0, Y1, param);
   integer param;
   output [param - 2] Z;
   input X, Y0, Y1;
   wire [8] temp;
   temp = Y0 + Y1;
   Z = X * temp;
   info ("name of Z is: ", Z, "\n") ;
   info ("name of temp is: ", temp, "\n") ;
endfunction

Built-in Functions

Module Compiler comes with a set of built-in integer and string
functions, which should not be redefined. The width function is an
example of a built-in function. It accepts a signal and returns its
width. Another example of a built-in function is formatStr, which
returns the format of a signed or unsigned string, depending on the
format of the signal passed in. The comprehensive set of built-in
Module Compiler also includes a library of signal functions, which are defined in a library file. These functions implement primitives that are not representable with operators. You can redefine a library function, although the practice is not recommended.

Table 5-7 lists some library functions.

Table 5-7  Examples of Library Functions

<table>
<thead>
<tr>
<th>Function</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>cat</td>
<td>Concatenates bits of different signals to create a new signal</td>
</tr>
<tr>
<td>sat</td>
<td>Clips the outputs to given values</td>
</tr>
<tr>
<td>sreg</td>
<td>Creates a state register</td>
</tr>
</tbody>
</table>

For more information about library functions, see the Module Compiler Reference Manual.

Messages

Module Compiler Language provides several functions for printing messages during the input compilation stage. These functions are useful in catching and reporting errors and as a general debugging aid. The following types of messages are available: information, warning, error, and fatal error messages.
Information Message

The syntax for the `info` function is very similar to that of the `string` function. The `info` function concatenates all its inputs and prints them in the standard output. It is a general debugging aid. The `info` function has no effect on subsequent processing. Some examples of `info` messages are shown in Example 5-38.

Example 5-38 Using the info Keyword

```idl
integer n = 16;...wire [n - 2] X;
info ("name of X is ", X, " and width is: ", width(X), "\n");
//prints out "name of X is X and width is: 16"

info("n exceeds magic value: ", n > magic, "\n");
//if n > magic, prints out "n exceeds magic value: 1"
//else prints out "n exceeds magic value: 0"
```

There is usually a leading identifier in the output to indicate that this message was generated as a result of an info statement. The name of the file and the function containing the statement are also printed. Such messages, when combined with macros and conditional (if/else) constructs, provide a useful tool for debugging complex Module Compiler inputs. Macros and flow control (if/else) are described earlier in this chapter.

Warning Message

This message is on the `info` message. Here the occurrence is counted as a warning; therefore, `warning` allows processing to continue but prints warning messages that appear at the end of the GUI status window. The parser and the synthesizer try to continue. The keyword for warning messages is `warning`.
Error Message

This message is virtually identical to the info message, except that its occurrence is counted as an error. When the Module Compiler Language parser encounters this message, it tries to continue but no synthesis takes place. If the parser encounters many of these messages, it quits. The keyword for error messages is `error`.

**Example 5-39 Using the error Message**

```c
error("n exceeds magic value! n = ", n, "magic = ", magic, "\n");
```

In this example, Module Compiler prints the error message

"n exceeds magic value! n = 10, magic = 5"

if `n` and `magic` are 10 and 5, respectively.

---

Fatal Error Message

This message is a stricter form of `error`. When the Module Compiler Language parser encounters this statement, it prints the message and immediately quits all processing. In other words, `fatal` immediately suspends all parsing.

**Example 5-40 Using the fatal Message**

```c
fatal ("integer divide by zero! m-n equal 0 in (x/( m - n)))\n");
```

In Example 5-40, Module Compiler prints the error message

"integer divide by zero! m-n equal 0 in (x/(m - n))"

and quits.
Note:

The Module Compiler Language parser processes the input in two passes. All user-created messages are processed in the first pass, and the final checks for consistently declared and defined signals take place in the second pass. Consequently, the illusion is possible that the Module Compiler Language parser might seem to be generating error messages that are not properly synchronized with the user-created messages.
Module Compiler Language Usage

This chapter is a guide for using Module Compiler Language. You learn how a particular construct and how it is used affect the synthesized result. This chapter has the following sections:

- Module Compiler Language Details
- Function Library
- Asynchronous Set-Reset Flip-Flop Support
- Assignment Operator (=)
- Operators and Functions Based on Addition
- Logical, Reduction, Shift, and MUX Operators
- Format Conversion Circuits
- Sequential Circuits
• State Registers
• Scan Cells
• Demultiplexing
• Black Box Support
• Signal Manipulation Functions
• Module Compiler Generic Cell Library
• Technology-Specific Cells
• Using Groups in Complex Designs
• Report Control
• Creating a Video Processor
• Optimizing Performance and Area
Module Compiler Language Details

This section is an overview of the basic parts of the Module Compiler Language. In this chapter, you learn how a particular construct and the way it is used affect the synthesized result.

Unlike other high-level design languages, Module Compiler Language not only describes the functionality of the circuit but also contains directives that control how the circuit is synthesized and optimized.

This section describes the various constructs available in Module Compiler Language and the effect they have on the circuit being synthesized. In this section, you learn about module naming, I/O constraints, module parameters, and constants. Then you learn about integer variables, operands, and temporary operands.

Module Definition

The module construct specifies the default design name and the interface signals for the design to be generated by Module Compiler.

Module Naming

By default, Module Compiler uses the module name as the root name of all output files that are unique to the design.

You can change the module name by using the `modname` attribute, as shown in Example 6-1. This is particularly useful for preventing name collisions when you are constructing many modules from the same description. In addition, changing the module name is useful for preserving output files during iteration through design parameters during a parametric synthesis run.
You can pass the module name in as a parameter, or the name can be generated internally to the module, with the existing set of parameters.

Example 6-1 Using modname to Change the Module Name

```verilog
module dummy (X,Y,Z,a);
  input [8] X,Y;
  output [8] Z;
  integer a;
  directive (modname=string("goober_",a));
  //change the module name
  //...
endmodule
```

### Signal Interface

The naming and ordering of the signals in the module signal interface definition is preserved in the simulation model and netlists Module Compiler generates.

### I/O Constraints

External loading and timing constraints for inputs and outputs of a module are specified by use of directives. All load values have units of 0.1 standard load, and delays have units of picoseconds.

The maximum loading allowed at an input is indicated by the `inload` attribute. Module Compiler does not put more than this load value on the inputs.

You use `indelay` to specify the arrival time of the input. If `indelay` is positive, it indicates an input arriving later than the default (0), making paths from that input more critical. Any negative values are treated as minus infinity, making paths from that point noncritical.
You indicate the load associated with the output by using the `outload` attribute, as shown in Example 6-2. Module Compiler places this load on the driver of the output. You specify any external path delays with `outdelay`.

These delays are in the circuit following the Module Compiler synthesized circuit and are added to the Module Compiler path delay. Greater output delays result in greater net criticality. Negative output delays are not allowed.

**Example 6-2  Input Arrival and Default Loading**

```verbatim
module test(X,Y,Y1,Z,Z1);
    //test has no parameters, only signals
    input [1] X;
    //X is one-bit, default format, 0 arrival, default load
directive (indelay=9000,inload=400);
    input signed[10] Y,Y1;
    //Y, Y1 can only have 40.0 stdloads, arrive at 9 ns
output [10] Z;
    directive (outdelay=10000,outload=400);
output [6] Z1;
    //Z1 has load of 40.0 stdloads, additional delay of 10 ns
    ...
endmodule
```

**Module Parameters**

There are two related ways of passing in integer and string parameters that are specified in the interface definition of a module.

At the command line, use the `-par` option or the Module Compiler environment variable `dp_param` to specify all declared parameters. Module parameters that have default values need not be included in the list. The exception is when the parameters are being used in the module interface signal definitions.
In the following example, \( n \) and \( w \) are module parameters. Because the parameter \( n \) defines the signals in the module signal list, you must always specify it with the \(-par\) option. Even if you assign \( n \) a default value, the default value cannot be used. The parameter \( w \) is optional and defaults to a value of 8 if you do not give it a value.

```verilog
module adder (Z,n,repl(i,n,"","\}) {A{i}},w);
integer n; //number of addends
integer w = 8; //width of addends
input signed [w] repl(i,n,"","\}) {A{i}};
output [w] repl(i,n,"+") {A{i}};
endmodule
```

The general form uses comma-separated parameter name and value pairs, \emph{without space separators}, as shown below:

```
-par par=val[,par=val*]
```

In the GUI, place the information in the Parameters field of the main window. Because both interfaces use the same syntax, parameters set in either interface carry over to the other.

Note:

No spaces are allowed anywhere in the parameter list.

Module Compiler automatically determines the type of each parameter. Any parameter that does not appear to be a number is passed as a string, and any parameter that is a number is passed as an integer. This means that you cannot use numbers as a value of a string parameter.
The GUI has a Get Parameters item on the File menu. This option loads all the available module parameters, with their default values, into the Parameters field so that you can set them.

**Constants**

Module Compiler supports these types of constants: decimal, binary, hexadecimal, octal, and don’t care. You can use these constants in integer as well as signal expressions.

Negative constants are always signed, and positive constants are always unsigned. The “don’t care” constant is provided for use in multiplexers. *Table 6-1* defines the types of constants available:

*Table 6-1  Types of Constants*

<table>
<thead>
<tr>
<th>Constant</th>
<th>Example</th>
<th>Restriction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Decimal</td>
<td>-32, 879</td>
<td>Limited to 32 bits</td>
</tr>
<tr>
<td>Binary</td>
<td>'b110011</td>
<td>Limited to 1,024 bits</td>
</tr>
<tr>
<td>Binary</td>
<td>3'b000</td>
<td>Limited to 3 bits</td>
</tr>
<tr>
<td>Hexadecimal</td>
<td>'hfff, -h100a</td>
<td>Limited to 1,024 bits</td>
</tr>
<tr>
<td>Octal</td>
<td>'o3777, -o1066</td>
<td>Limited to 1,024 bits</td>
</tr>
<tr>
<td>Don’t care</td>
<td>'hx</td>
<td>Used only in MUX</td>
</tr>
</tbody>
</table>
**Integer Variables**

Integer expressions are resolved at Module Compiler runtime and do not cause hardware to be built. They are used to parameterize and control the replication of objects that result in hardware.

Mixed integer and signal expressions do result in the construction of hardware. The value of the integer portion of the expression is a constant in the hardware.

**Operands**

An operand is a variable that participates in an operator expression. In the context of Module Compiler, an operand is a signal variable or a signal constant. All operands have signed or unsigned formats, and you can choose any range of bits as the input to a function.

You can declare the format of signals explicitly; the default format is unsigned. For all operands, the most significant bit (MSB) is always the highest-numbered bit. Bit numbers always start from 0. If any bit range includes the MSB of a signed operand, it is also signed; otherwise, it is unsigned.

If X is a 10-bit signed number, the following bit ranges are signed:

*Example 6-3  Signed Bit Ranges*

```
X
X[9:0]
X[9]
X[9:5]
```
The following bit ranges are unsigned:

**Example 6-4  Unsigned Bit Ranges**

\[
\begin{align*}
X[8:0] \\
X[4:3] \\
X[0]
\end{align*}
\]

You should choose the format of input and wires carefully, because many functions and operators use the formats of the operands to determine the synthesized structure.

For example, a multiplier is synthesized differently if the inputs are signed rather than unsigned. This should be clear, because for 4-bit numbers, \(1111 \times 1111 = 11100001 \) (225) and 00000001 (1) if the inputs are unsigned and signed, respectively.

Note that the use of \([\ ]\) to indicate a bit range is different when an operand is being used than when an operand is being declared. If no range is specified when an operand is used, the entire operand is used.

If you do not specify a range when you declare an operand, the operand is created with an undefined width and the width is determined later. Similarly, \(X[0]\) means the 0 bit of \(X\). To declare an operand with only 1 bit, use \(X[1]\) or \(X[0:0]\).

Note:

Normally, bit ranges are not allowed on the left side of an expression. However, you can enable the use of bit ranges on the left side by setting \texttt{dp\_bit\_range\_lhs} to + in the mc.env file.
Module Compiler Language supports a rich set of signal operators. However, the signal operators alone are insufficient to describe many designs. For example, there is no operator notation to describe a register.

Module Compiler provides additional functionality in a library of functions. Some of these functions are synthesis primitives, and Module Compiler builds others by using these primitives. The following sections provide some direction about the interpretation and use of a selected set of these functions. The definitive source of usage information is the *Module Compiler Reference Manual*.

The library of Module Compiler functions has grown and will continue to grow over time. The library functions that represent synthesized hardware are summarized in Table 6-2.

**Table 6-2  Signal Library Functions**

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>accum (output Z, input X, input R, input S)</td>
<td>Accumulator</td>
</tr>
<tr>
<td>AccPM (output Z, input C, input X, input Y, input ADD, input XS, input YS);</td>
<td>$Z = C +/\ - X \times Y$</td>
</tr>
<tr>
<td>alup (output Z, input A, input B, input DI, output DO, input CI, input INST, output FLAGS, input FirstCyc, integer inst Mask);</td>
<td>Programmable 16-instruction ALU</td>
</tr>
<tr>
<td>bitrev (output out, input in);</td>
<td>Reverses bits (MSB &lt;-&gt; LSB)</td>
</tr>
<tr>
<td>buffer (output out, integer depth);</td>
<td>Sets buffer depth for operand</td>
</tr>
<tr>
<td>cat (output Z, input D0, ..., input Dn)</td>
<td>Concatenates</td>
</tr>
</tbody>
</table>
### Table 6-2 Signal Library Functions (Continued)

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>count (output Z, input X, input R, input S,</td>
<td>Counter</td>
</tr>
<tr>
<td>integer detectOVF, output OVF)</td>
<td></td>
</tr>
<tr>
<td>crc (output Z, output ERR, input X, input R,</td>
<td>CRC encoder/decoder</td>
</tr>
<tr>
<td>input GEN, integer Degree)</td>
<td></td>
</tr>
<tr>
<td>decode (output out, input in)</td>
<td>Decodes in to out</td>
</tr>
<tr>
<td>demux (input in, input select, outputlist out);</td>
<td>Demultiplexes in by factor width</td>
</tr>
<tr>
<td>divide (output Q, input X, input Y, integer</td>
<td>Divides dividend X by divisor Y to get quotient Q and remainder R</td>
</tr>
<tr>
<td>Round, integer Arch, output R)</td>
<td></td>
</tr>
<tr>
<td>DW_add_fp</td>
<td>DesignWare floating-point adder</td>
</tr>
<tr>
<td>DW_cmp_fp</td>
<td>DesignWare floating-point comparator</td>
</tr>
<tr>
<td>DW_div_fp</td>
<td>DesignWare floating-point divider</td>
</tr>
<tr>
<td>DW_flt2i_fp</td>
<td>DesignWare floating-point-to-integer converter</td>
</tr>
<tr>
<td>DW_i2flt_fp</td>
<td>DesignWare integer-to-floating-point converter</td>
</tr>
<tr>
<td>DW_mult_fp</td>
<td>DesignWare floating-point multiplier</td>
</tr>
<tr>
<td>ensreg (output out, input in, input en,</td>
<td>Shift-hold state register</td>
</tr>
<tr>
<td>integer len, output tap0, ...)</td>
<td></td>
</tr>
<tr>
<td>eqreg (output out, input in, integer len,</td>
<td>Increases latency, set to maximum of ref list</td>
</tr>
<tr>
<td>inputlist ref);</td>
<td></td>
</tr>
<tr>
<td>eqreg1 (output out, input in, integer deslat);</td>
<td>Increases latency, set to deslat</td>
</tr>
<tr>
<td>eqreg2 (output out, input in, integer len,</td>
<td>Increases latency, set to sum of the latencies of the reference operands</td>
</tr>
<tr>
<td>inputlist ref);</td>
<td></td>
</tr>
<tr>
<td>fir (output Z, integer len, input X, inputlist Y)</td>
<td>FIR filter with len taps</td>
</tr>
</tbody>
</table>

Function Library
6-11
### Table 6-2 Signal Library Functions (Continued)

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>gfxBit (output Z, input A, input B, input si, input so, input w)</td>
<td>Graphics function that merges two inputs to form an output</td>
</tr>
<tr>
<td>gfxBlend (output Z, input X, input Y, input alpha, input alpha1)</td>
<td>Graphics alpha blender</td>
</tr>
<tr>
<td>gfxBlend2 (output Z, input X, input Y, input alpha, input alpha1)</td>
<td>Graphics alpha blender</td>
</tr>
<tr>
<td>gfxLogicop (output Z, input I, input S, input D)</td>
<td>Graphics pixel logic processor</td>
</tr>
<tr>
<td>gfxShift (output Z, input X, input S, input MODE)</td>
<td>Graphics five-function shifter or rotator</td>
</tr>
<tr>
<td>isolate (output out, input in);</td>
<td>Isolates output load from input</td>
</tr>
<tr>
<td>join (output Z, input D1, ... input Dn);</td>
<td>Bitwise-joins all inputs</td>
</tr>
<tr>
<td>mac (output Z, input X, input Y, input R, input S)</td>
<td>Multiplier-accumulator</td>
</tr>
<tr>
<td>maccs (output Z, input X, input Y, input R, input S)</td>
<td>Multiplier-accumulator (carry-save)</td>
</tr>
<tr>
<td>mag (output Z, input X)</td>
<td>( z=\text{abs}(x) )</td>
</tr>
<tr>
<td>max2 (output Z, output XGEY, input X, input Y)</td>
<td>( z=\max(x,y), \ XGEY=(x\geq y) )</td>
</tr>
<tr>
<td>maxmin (output Max, output Min, output XGEY, input X, input Y)</td>
<td>( \text{Min}=\min(x,y), \ \text{Max}=\max(x,y), \ XGEY=(x\geq y) )</td>
</tr>
<tr>
<td>min2 (output z, output XGEY, input x, input y)</td>
<td>( z=\min(x,y), \ XGEY=(x\geq y) )</td>
</tr>
<tr>
<td>multp (output Z, input X, input Y, input W);</td>
<td>( Z=X\times(Y+W) )</td>
</tr>
<tr>
<td>norm (output mant, output exp, input in);</td>
<td>Normalizes leading 0s</td>
</tr>
<tr>
<td>norm1 (output mant, output exp, input in);</td>
<td>Normalizes leading 1s</td>
</tr>
<tr>
<td>preg (output out, input in, integer len, outputlist taps);</td>
<td>Pipeline register</td>
</tr>
</tbody>
</table>
Asynchronous Set-Reset Flip-Flop Support

Module Compiler supports flip-flops having asynchronous clear and preset input. It supports active-high and active-low enable flip-flops. Specifically, it supports flip-flops having

- Only active-low/high clear
- Only active-low/high preset
- Both active-low/high clear and active-low/high preset
- Enable and active-low/high clear
- Enable and active-low/high preset
- Enable, active-low/high clear, and active-low/high preset

Table 6-2 Signal Library Functions (Continued)

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>sat (output out, input in);</td>
<td>Saturate</td>
</tr>
<tr>
<td>sati (output out, input in);</td>
<td>Saturate (inverted output)</td>
</tr>
<tr>
<td>sgnmult (output z, input x, input y)</td>
<td>Sign multiplier, x or y must be 1-bit signed</td>
</tr>
<tr>
<td>shiftlr (output z, input x, input shift, input left, input log)</td>
<td>Shift left/right logical/arithmetic</td>
</tr>
<tr>
<td>sreg (output out, input in, integer len, outputlist taps);</td>
<td>State register</td>
</tr>
</tbody>
</table>
**async_preset and async_clear**

Module Compiler supports use of asynchronous clear and preset inputs, using the attributes `async_preset` and `async_clear`, which are described below.

The `async_preset` attribute specifies the signal connected to the preset input of the flip-flop. This attribute can take one of the following string values:

- `async_preset = "signal_connected_to_preset"`
  
  Sets the signal specified by the string value to the preset pin.

- `async_preset = ""
  
  Sets no signal to preset input.

The `async_clear` attribute specifies the signal connected to the clear input of the flip-flop. This attribute can take one of the following string values:

- `async_clear = "signal_connected_to_clear"
  
  Sets the signal specified by the string value to the clear pin.

- `async_clear = ""
  
  Sets no signal to clear input.

The default value for `async_preset` and `async_clear` is "", or no signal connected.
Using Flip-Flops With Active-High Clear and/or Preset

If your library has flip-flops with active-high clear or active-high preset, you can use them in your design by setting the Module Compiler environment variable `dp_asyncFF_active_high`. The default value of this variable is “-” (minus), which indicates that Module Compiler uses flip-flops having active-low clear and active-low preset.

To use flip-flops with active-high clear and active-high preset, you set this variable to “+” (plus) by entering at the UNIX prompt:

```plaintext
% mcenv dp_asyncFF_active_high +
```

If you have used the `async_clear` and/or `async_preset` directives, Module Compiler will use active-high clear and active-high preset flip-flops in your design, once `dp_asyncFF_active_high` is set to “+”.

If you do not have active-high clear and active-high preset flip-flops in your library and have set `dp_asyncFF_active_high` to “+”, Module Compiler will display an “L9” error message to alert you that the flip-flop cells are missing.

Signals Connected to Clear and Preset

The signal connected to clear or preset input of the flip-flop must be an input signal. *It cannot be a wire.* The signal connected to clear or preset can be either a signal that has been explicitly declared as an input or a signal specified as a string in the directive statement where `async_clear` or `async_preset` get their signal values. Module Compiler treats a signal specified as a string as an input.
Example 6-5 and Example 6-6 show the two ways you can specify a signal connected to clear or preset.

Example 6-5  **Explicitly Declared Input Signal Connected to Clear**

```verilog
module mult (In1, In2, PRE, CLR, OUT);
input signed [1] CLR;
. . .
directive (async_clear = "CLR");
output [8] out = sreg(In1); . . .
endmodule
```

For a string that has not been previously declared as an input, Module Compiler creates an input signal with a name specified by the string value. An example of this usage is shown in Example 6-6.

Example 6-6  **A String Not Previously Declared as an Input**

```verilog
module mult (In1, In2, PRE, OUT);
. . .
directive (async_clear = "CLR"); /* CLR has not been declared as an input*/
output [8] out = sreg(In1); . . .
endmodule
```

In Example 6-6, Module Compiler creates an input, “CLR“ and connects it to the clear pin of the flip-flops.

Because a signal connected to clear or preset input of the flip-flop cannot be a wire, the Module Compiler code shown in Example 6-7 is not permitted and generates an error.
Example 6-7  Unsupported Signals for Clear and Preset

```
module pipe (data_in, addr, out1);
input [16] data_in, addr;
wire [1] PRE = addr[0] | addr[1];
  .
  .
directive (async_clear = "data_in[0]"); /* Not supported, taking wire from 16-bit bus */
directive (async_preset = "PRE"); /* Not supported, PRE declared as wire */
output [1] = sreg (data_in[1]);
  .
  .
endmodule
```

Using async_clear and async_preset Attributes

Setting the directives async_clear and async_preset determines what type of flip-flops is inserted. All the flip-flops appearing after the async_clear or async_preset directive statements are replaced by suitable flip-flops, as shown in Example 6-8.

Example 6-8  Correct Flip-Flops Inserted Automatically

```
module pipe (D_in, CLR, Y, Z);
input [4] D_in;
input signed [1] CLR;
  .
  .
directive (async_clear = "CLR");
output [4] Y = sreg (D_in); /* This sreg will be mapped to flip-flop with async clear */
  .
  .
```
async_clear and async_preset Known Limitations

Be aware of the following limitations to using the async_clear and async_preset attributes:

- With autopipelining
  - A mismatch between the gate-level netlist and the RTL model can occur if the preset or clear signal is activated.
  - With autopipelining set to off, no mismatch occurs.

- If you use attributes that require asynchronous set-reset flip-flops in the design and they are absent from the technology library,
  - No pseudocells for asynchronous set-reset flip-flops are created or used.
  - A library error message, L9, appears, notifying you that the library does not contain the required cell. To avoid an L9 error, you must provide an exact match for the flip-flop type.

For example, assume that the following is true for your technology library: It has flip-flops with both clear and preset, and it does not have flip-flops with only clear.

If you use a directive for clear in your design and you do not use preset, Module Compiler does not use the flip-flop cell with both clear and preset. Instead, an L9 error message appears, stating...
that the required cell is missing from the technology library. This error occurs because an exact match for the flip-flop type is not present.

- Every time the value of the async_preset or async_clear attribute changes, the group has to be changed—a single group cannot have more than one value for the async_preset or async_clear attribute. Examples of this limitation follow, from Example 6-9 to Example 6-13 on page 6-23.

Module Compiler generates a SYN79C error message for Module Compiler Language in Example 6-9.

- You cannot use active-high clear and active-high preset flip-flops in a design having active-low clear and active-low preset flip-flops. This limitation is because once the Module Compiler environment variable dp_asyncFF_active_high is set to “+”, Module Compiler uses only flip-flops having active-high clear and active-high preset. Currently, no directive permits you to control the usage of active-high or -low flip-flops from the Module Compiler Language code.

Example 6-9  Code That Gives a SYN79C Error

```verilog
module test1 (a,b,w,X,Y,Z,PRE1,CLR1,PRE2,CLR2);
integer w=4;
input signed [1] PRE1,CLR1,PRE2,CLR2;
input [w] a,b;
directive (group="g1", async_preset = "PRE1", async_clear = "CLR1");
wire [2*w] mult = a*b;
output [2*w] X = sreg(mult); /* maps to FF having both clear and preset */
directive (group = "g2", async_clear = "CLR2", async_preset = "); /* maps to FF with only clear, preset is " */
wire [w+1] add = a+b;
output [w+1] Y = sreg(add,2); /* maps to FF with only clear,
wire [2*w] addmult = add + mult;
directive (async_preset = "PRE2"); /*preset is being set
```
In Example 6-9, two values have been given to the `async_preset` attribute in the same group, `g2`. First `async_preset` is connected to the "" input signal, and then it is changed to PRE2. Therefore, the following `SYN79C` error message appears:

```
ERROR:  SYN79C: Group g2 has two preset signals (old=None, new=PRE2)
```

In file `test7.mcl`, At line 21, At `output [2*w] Z = preg(addmult);`

You can eliminate the error in Example 6-9 by changing the value of the `async_preset` attribute, as shown in Example 6-10.

### Example 6-10 How to Eliminate the SYN79C Error

```
module test2 (a,b,w,X,Y,Z,PRE1,CLR1,PRE2,CLR2);
integer w=4;
input signed [1] PRE1,CLR1,PRE2,CLR2;
input [w] a,b;
directive (group="g1", async_preset = "PRE1", async_clear = "CLR1");
wire [2*w] mult = a*b;
output [2*w] X = sreg(mult); // maps to FF with only preset
directive (async_preset = ""); /* scope of async_preset ends here */
directive (group = "g2", async_clear = "CLR2");
wire [w+1] add = a+b;
output [w+1] Y = sreg(add,2); /* maps to FF with only clear, preset is set to "" */
directive (group = "g3");
wire [2*w] addmult = add + mult;
directive (async_preset = "PRE2"); // preset is set to "PRE2"
output [2*w] Z = preg(addmult); /* no error, group is now changed */
endmodule
```
Example 6-11  Code That Gives No SYN79C Error

module test3 (a,b,w,X,Y,Z,PRE1,CLR1,PRE2,CLR2);
  integer w=4;
  input signed [1] PRE1,CLR1,PRE2,CLR2;
  input [w] a,b;
  directive (group="g1", async_preset = "PRE1", async_clear = "CLR1");
  wire [2*w] mult = a*b;
  output [2*w] X = sreg(mult); /* maps to FF with only preset
  directive (async_preset = ";"); /* scope of async_preset ends
  here */
  directive (group = "g2", async_clear = "CLR2");
  wire [w+1] add = a+b;
  output [w+1] Y = sreg(add,2); /* maps to FF with only clear,
  preset is set to ";" */
  directive (group = "g3");
  wire [2*w] addmult = add + mult;
  directive (async_preset = "PRE2"); /* preset is set to "PRE2"
  output [2*w] Z = preg(addmult); /* no error, group is now
  changed */
  directive (async_preset = ";");
endmodule

In Example 6-11, group g3 has two values for the async_preset attribute: First the attribute is set to PRE2, and then it is changed to ";". Nevertheless, no error occurs, because no flip-flop is being used after the change in the attribute value from PRE2 to ";". Only if the change in the attribute is succeeded by the use of a flip-flop in the design does the SYN79C error occur.

Example 6-12 is another Module Compiler code sample where the SYN79C error appears.

Example 6-12  Another SYN79C Error Example

module test4 (a,b,w,X,Y,Z,PRE,CLR);
  integer w=4;
  input signed [1] PRE,CLR;
  input signed [w] a,b;

Asynchronous Set-Reset Flip-Flop Support
wire signed [2*w] mult = a*b;
directive local(async_preset = "PRE", async_clear = "CLR");
output signed [2*w] X = sreg(mult,2); /* maps to FF with both clear and preset*/
directive local (group = "g1", async_clear ="CLR");
wire signed [w] t1 = sreg(a); /* maps to FF with both clear and preset */
/* The following 3 FFs will be mapped to regular D-FFs without any preset or clear */
wire signed [w] t2 = sreg(t1);
wire signed [w] t3 = sreg(t2);
output signed [w] Y = sreg(t3);
directive (group = "g2");
wire signed [w+1] add = a+b;
directive (async_preset ="PRE");
output signed [w+1] Z = preg(add,2);
endmodule

In Example 6-12, group g1 contains more than one value for the async_clear attribute. This occurs because the Module Compiler statement

directive local (group = "g1", async_clear ="CLR");

limits the scope of the directive of the next statement. The value of the attribute async_clear has changed from CLR to " " without any change in the group. Therefore, Module Compiler issues a SYN79C error message.

In Example 6-13, Module Compiler issues no error messages for the following code, which is an example of good Module Compiler Language code.
Example 6-13  Correct Use of async_preset and async_clear

```vhdl
module test5 (a,b,w,X,Y,Z,PRE,CLR);
integer w=4;
input signed [1] PRE,CLR;
input [w] a,b;
directive (group="g1", async_clear = "CLR");
wire [2*w] mult = a * b;
output [2*w] X = sreg(mult); //maps to FF with only clear
directive (group = "g2", async_preset = "PRE", async_clear = "");
wire [w+1] add = b+a;
output [w+1] Y = sreg(add,2); //maps to FF with only preset
wire [2*w] addmult = add + mult;
output [2*w] Z = sreg(addmult); //maps to FF with only preset
endmodule
```

Example 6-13 has two references to sreg in group g2. This example demonstrates that you can have more than one reference to sreg, preg, or ensreg in a single group as long as the signals connected to async_clear do not change throughout the group. The only requirement is that all instances of sreg, preg, or ensreg in the same group have the same signal connected to their clear inputs and the same signal connected to their preset inputs.

---

Assignment Operator (=)

You can use assignments in two ways:

- You can assign the result of some operation to an operand.
- You can assign one operand to another operand.

The second form of assignment is used to simply copy bits from the source operand to the destination. All bits from the source that fall within the bit range of the destination are copied to the bit having the same value.
Bits from the source that fall outside the bit range of the destination are discarded. Signed sources are sign-extended when assigned to a wider destination. Unsigned sources are zero-extended under the same condition.

The format of the destination does not affect the operation. In fact, assignment is a convenient way to perform format conversion.

Assignment does not check for overflow and truncation, potentially allowing large errors. You should use the sat function in circumstances in which you want to map the source into the nearest legal value of the destination.

Pure assignment always converts a carry-save signal to binary, regardless of the setting of the carrysave attribute. To copy a carry-save operand, use the + operator. See Example 6-14 for information about the carrysave attribute.

Example 6-14  Example of carrysave Usage

```verilog
module mult32 (Z,X,Y);
  input [32] X;
  input [32] Y;
  output [64] Z;
  // no final adders for Z0,Z1,Z2,Z3

  // no final adders for Z0,Z1,Z2,Z3

  directive(carrysave="on");
  wire [1] Z0,Z1,Z2,Z3;
  Z0=Y[8]*X;
  Z1=Y[15:8]*X;
  Z2=Y[23:16]*X;
  Z3=Y[31:24]*X;

  directive(carrysave="off");
  Z=Z0+(Z1<<8)+(Z2<<16)+(Z3<<24);
  //Z must have final adder
endmodule
```

Example 6-14  Example of carrysave Usage
Operators and Functions Based on Addition

The addition operators and functions are the most complex and versatile of all the Module Compiler functions. They are used to implement any function requiring general addition, including subtraction, multiplication, incrementing, magnitude comparison, and any combination of these operations.

The sum is implemented in three distinct steps:

- The generation of addends
- The Wallace tree reduction of the addends to a carry-save value (two signals per bit position)
- The final carry-propagate addition that reduces the carry-save value to a true binary (one signal per bit position) result

Due to the complexity of the subject, most of the synthesis details of sum are discussed later, in “Arithmetic Computation” on page 9-3. Example 6-15 illustrates expressions using addition in Module Compiler Language.
Example 6-15  Examples of Expressions That Use Addition

\[
X = A + B;
\]
\[
X = A \times (B[6:1] \ll 3);
\]

```
directive(multtype="booth");
X = A \times B;  // uses a booth multiplier
```

```
directive(multtype="nonbooth");
X2 = A[7:4] \times (B[4] \ll 2);  // uses a non-Booth multiplier
X3 = -A[7:4] \times (B[4] \ll 2);  // uses a non-Booth multiplier
```

```
directive(round=4);
X = A + B;
```

```
directive(fatype="clsa", fadelay=4000);  // 4.0 ns clsa adder
Z = X + Y;
```

```
directive (fatype="csa");  // csa, default delay goal
Z = X + Y;
```

```
directive (fatype="fastcla");  // use fastcla
Z = X + Y;
```

```
directive (fatype="fastcla");
X = A \times B + C \times (D \ll 2) + E \times F - (G[9] \ll 1) + H \times I[7] + K + L;
```

---

### Synthesis Attributes Affecting Addition Operators

Table 6-3 shows several attributes that affect the synthesis of these functions.

**Table 6-3  Synthesis Attributes Affecting Addition Operators**

<table>
<thead>
<tr>
<th>Synthesis attribute</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>archopt</td>
<td>ripple adder optimization goal</td>
<td>auto, speed, size, none</td>
</tr>
<tr>
<td>archetype</td>
<td>ripple architecture type</td>
<td>auto, inverting, noninverting</td>
</tr>
</tbody>
</table>
You can use the `maxtreedepth` synthesis attribute to limit the depth of the Wallace tree used to implement these functions. Depending on your design, as the value of `maxtreedepth` decreases, the implementation can become more serial and slower.

As expected, the serial structures are slower than the parallel structures. The areas of the serial and the parallel structures are often similar. However, after place and route, you would expect the serial structures to have a higher utilization than the parallel ones.

For most structures, this attribute should not need changing. If you observe poor utilization, try reducing `maxtreedepth`. The minimum Wallace tree depth allowed is 3.

### Table 6-3 Synthesis Attributes Affecting Addition Operators (Continued)

<table>
<thead>
<tr>
<th>Synthesis attribute</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>fatype</code></td>
<td>Final adder type</td>
<td><code>aofcla, auto, cla, clsa, csa, fastcla, ripple, ripple_alt</code></td>
</tr>
<tr>
<td><code>fadelay</code></td>
<td>Final adder delay goal, in ps</td>
<td>Only for csa and clsa types</td>
</tr>
<tr>
<td><code>multtype</code></td>
<td>Multiplier type</td>
<td><code>auto, booth, nonbooth</code></td>
</tr>
<tr>
<td><code>maxtreedepth</code></td>
<td>Maximum Wallace tree depth</td>
<td><code>3=&gt;serial, large value </code> <code>=&gt;parallel</code></td>
</tr>
<tr>
<td><code>dirext</code></td>
<td>Force direct sign extension</td>
<td><code>on, off</code></td>
</tr>
<tr>
<td><code>carrysave</code></td>
<td>Carry-save mode</td>
<td><code>on, off, convert, optimize</code></td>
</tr>
<tr>
<td><code>round</code></td>
<td>Round result to given position</td>
<td>Integer values</td>
</tr>
<tr>
<td><code>intrround</code></td>
<td>Internally round arithmetic operations</td>
<td>Integer values</td>
</tr>
</tbody>
</table>

---

Operators and Functions Based on Addition

6-27
You can bypass the final addition to achieve area and performance improvements, by setting the carrysave synthesis attribute. This is further described in “Carry-Save” on page 6-29 and in “Carry-Save Operands” on page 9-29.

To use direct sign extension, set the direct synthesis attribute to on. To round the result to the \( n \)th bit, where bit \( n \) is the new least significant bit (LSB), use the round synthesis attribute. Do not use the round attribute with accumulator (recursive) structures.

You specify the multiplier architecture by using the multtype synthesis attribute. When multtype is set to auto, the Booth architecture is employed if the X and Y inputs have at least 16 bits combined; otherwise, non-Booth architecture is used. The relative advantages of Booth and non-Booth architectures are discussed in “Multiplication” on page 9-8 and in the Module Compiler Reference Manual.

The fatype synthesis attribute can be used for specifying the final adder type. When fatype is set to auto, its value is set as shown in Table 6-4. Use the fadelay synthesis attribute to specify the delay goal of the final adder. This attribute is set only for csa and clsa final adders.

<table>
<thead>
<tr>
<th>Condition</th>
<th>Final adder type</th>
</tr>
</thead>
<tbody>
<tr>
<td>pipeline=on</td>
<td>cla</td>
</tr>
<tr>
<td>pipeline=off, optimization for speed</td>
<td>fastcla</td>
</tr>
<tr>
<td>pipeline=off, not optimizing for speed</td>
<td>clsa</td>
</tr>
</tbody>
</table>
Note:

For information about pipelining, see Chapter 10, “Module Compiler Pipelining.”

Functions Based on Addition

The functions based on addition are sgnmult, multp, and mag—see Example 6-16. You use the mag function to compute the absolute value of an operand.

You use the sgnmult function to multiply, by plus or minus 1, a signal that is represented by a second single-bit signal. You can also use this function to generate a carry-save output if you set the carriesave attribute appropriately.

Example 6-16  Examples of Expressions Using sgnmult, mag

\[
Z_0 = \text{mag}(X); \quad \text{ // } Z = -X \text{ if } X < 0, \text{ } Z = X \text{ if } X > 0
\]

\[
Z_1 = \text{sgnmult}(X,S); \quad \text{ // } Z_1 = +X \text{ if } S=0, \text{ } Z_1 = -X \text{ if } S=1
\]

directive (carrysave = "on");

\[
Z_2 = \text{sgnmult}(X,S); \quad \text{ // } Z_2 \text{ is a carriesave}
\]

Carry-Save

The final stage in all addition-based operations consists of reducing the carriesave value, two signals per bit position, into a true binary result by employing a final adder. It is sometimes desirable to skip the final reduction and leave the result in carry-save format in cases where you will employ a final adder.

A carry-save signal might be generated whenever you use the +, −, and * operators. You use the carriesave attribute to control carry-save generation.
If the attribute is set to on, normal carry-save operands are created. You use values of convert and optimize when connecting the carry-save operand to the csconvert function and to minimize the computational burden of the following addition, respectively.

Setting the attribute to off causes the carry-save generation to be disabled, meaning that carry-propagate adders are used to yield true binary results.

For more information, see “Carry-Save Operands” on page 9-29.

---

**Logical, Reduction, Shift, and MUX Operators**

This section discusses the Module Compiler logical operators and multiplexer architectures.

---

**Logical Operators: & , |, and ^**

These operators compute bitwise logical functions over all inputs. As with the addition operators, any number of inputs can be accommodated and degenerate cases are handled efficiently.

These operators implement the AND, OR, and XOR operations, respectively. Each of these operators generates a single Wallace tree (see Example 6-17), regardless of the number of operands, even if some terms are inverted (~). Multiple operations produce one Wallace tree for each function—one for each temporary operand generated.
Example 6-17  Logical Operators and Wallace Tree Generation

wire signed [8] X;
X=~A&B&C&(D[7]<<2); //single Wallace tree

wire X;

wire X;

Suppose you have the following example, with the values for A, B, and C shown.

Example 6-18  More Logical Operators

wire [8] A;
wire signed [4] B;
wire signed [8] C;
wire [9] Z1,Z2,Z3;

Z1=(~(A<<2))&B&C;
Z2=(~(A<<2))|B|C;
Z3=(~(A<<2))^B^C;

<table>
<thead>
<tr>
<th>Input</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>11100010</td>
</tr>
<tr>
<td>B</td>
<td>1000</td>
</tr>
<tr>
<td>C</td>
<td>10101010</td>
</tr>
</tbody>
</table>
After shifting, sign-extending, and inverting, the Wallace tree inputs are as follows:

<table>
<thead>
<tr>
<th>Wallace tree inputs</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \neg (A\ll2) )</td>
<td>001110111</td>
</tr>
<tr>
<td>B</td>
<td>111111000</td>
</tr>
<tr>
<td>C</td>
<td>110101010</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Output</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z1</td>
<td>000100000</td>
</tr>
<tr>
<td>Z2</td>
<td>111111111</td>
</tr>
<tr>
<td>Z3</td>
<td>000100101</td>
</tr>
</tbody>
</table>

Reduction Operators

Module Compiler provides three unary reduction operators: reduction AND (\&), reduction OR (\|), and reduction XOR (\^). You use these operators to reduce multibit operands to single-bit objects.

Module Compiler derives the result by applying the corresponding binary operator to each bit of the multibit operand in a pairwise fashion. In **Example 6-19**, the two statements are exactly equivalent for an 8-bit operand, X.

**Example 6-19  Unary Reduction Operators**

```plaintext
wire [1] Z = ^X;
```
Comparison Operators

The complete set of comparison operators (==, !=, >, <, >=, and <=) is supported.

The Equality Test

You implement the equality test by using the binary operator, ==. It requires two inputs, which can have any combination of signed and unsigned formats. The output is always a single-bit unsigned value, 1 if the two inputs are equal and 0 otherwise. The two inputs can have different widths.

Example 6-20  Binary Operator Usage

wire [1] Z;
Z=A==B;
wire [1] Z1;

This operator always treats the two inputs as integers. For example, if signed and unsigned inputs are compared, the signed input must be positive for the two to be considered equal.

The Not-Equal-To Test

The not-equal-to test is implemented by the != operator, which is identical to an equality test (==) followed by an invert (~).

Other Comparison Operators

The remainder of the comparison operators utilize subtraction. The decision is the signed bit of the result of the subtraction. These operators can perform comparisons such as (A +B) >= (A*C - B*D), using a single adder.
Module Compiler computes the width of the operand that holds the result of the subtraction as the maximum width, using the following formula:

\[ \log_2(\sum wi + \sum (wj + wk)) + 1 \]

where \( wi \) is the width of the + and – operands and \( wj \) and \( wk \) are the widths of the * operands.

**Equality Comparison**

You perform the equality comparison by doing a bitwise XOR between the two inputs and then a NOR of all XOR outputs, using a Wallace tree.

---

**Selectop**

You can use the `selectop` attribute to control the ordering of select signals for shifters, rotators, and MUX-based multiplexers. When you set `selectop` to `msb`, Module Compiler orders the select inputs from the most significant bit (MSB) to the LSB: The delay from the LSB is the least, and the delay from the MSB is the greatest.

When `selectop` is set to `lsb`, the ordering is reversed: The delay from the LSB is the greatest. When `selectop` is set to `auto`, Module Compiler orders the select inputs to minimize the delay from the select inputs to the output, based on the select input arrival times.

---

**Rotate and Shift**

The rotate and shift operators provide left and right shifters and rotators that work with signed as well as unsigned data. The result is correct even when the input and output bit ranges do not match.
The input data is always directly sign-extended if the output is wider than the input. For shift, if the output is narrower than the input, Module Compiler truncates the full-precision output after shifting. For rotate, if the output is narrower than the input, Module Compiler truncates the input to the width of the output and then rotates the input.

The shift operation uses the >> and << operators for right and left shift, respectively. These operators always perform an arithmetic shift: an approximation to division for right shift and to multiplication for left shift (one value is a power of 2). If you require a logical shift of a signed operand, you must first convert it to unsigned.

The rotate operation uses the >>> and <<< operators for right and left rotate, respectively. These operators perform a cyclical rotation of the bits either to the left or to the right. Unlike shifters, in which bits shifted out the ends are lost, the rotators shift bits out of one end and wrap them around to the other end so that no bits are lost.

The shift value must be positive. To reverse the shift direction, use the alternate operator when using constants.

When the shift value is a constant, the shift or rotate output is computed in advance and no hardware is generated. If the data input is constant, logic optimization is used to reduce the area.

**Example 6-21 Rotate and Shift**

```
wire [32] X;
X=A<<<S;  //rotate left

wire signed [32] X;
X=~(A>>S);  //shift right and invert
```
Example 6-22  Shifting the Input With a Signal S

\[ X[6] = (b5, b4, b3, b2, b1, b0) \]

Table 6-5 shows several functional examples in which the input, \( X \), is shifted by a signal, \( S \), with a value of 2. In this case, there is no fixed shift or bit ranging and the output has the same width as the input.

Table 6-5  Results of Example 6-22

<table>
<thead>
<tr>
<th>Function</th>
<th>Format</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Z = X \ll S )</td>
<td>Unsigned</td>
<td>0 0 b5 b4 b3 b2</td>
</tr>
<tr>
<td>( Z = X \ll S )</td>
<td>Signed</td>
<td>b5 b5 b5 b4 b3 b2</td>
</tr>
<tr>
<td>( Z = X \ll\ll S )</td>
<td>Either</td>
<td>b3 b2 b1 b0 0 0</td>
</tr>
<tr>
<td>( Z = X \ll\ll S )</td>
<td>Either</td>
<td>b1 b0 b5 b4 b3 b2</td>
</tr>
<tr>
<td>( Z = X \ll\ll S )</td>
<td>Either</td>
<td>b3 b2 b1 b0 b5 b4</td>
</tr>
</tbody>
</table>

Example 6-23  Another Example of Shift

\( Z = X \gg 2 \);

If \( X \) is shifted by a constant 2, the shift-left results are the same as above (Table 6-5) and the shift-right results are as shown in Table 6-6. The result is the same for signed and unsigned inputs.

Table 6-6  Results of Example 6-23

<table>
<thead>
<tr>
<th>Func</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Z = X \gg 2 )</td>
<td>b5 b4 b3 b2</td>
</tr>
<tr>
<td>( Z = X \ll 2 )</td>
<td>b3 b2 b1 b0 0 0</td>
</tr>
</tbody>
</table>
The shifter and rotator are built with a sequence of 2-input multiplexer stages \((\log_2(n))\) stages, where \(n\) is the number of bits in the shift operand). To maximize speed and minimize area, inverting multiplexers are used in all stages, except the last one if there is an odd number of stages. You can optionally specify that the output should be inverted.

Note:

Inversion provides improvement of area and delay when there is an odd number of stages and degradation when there is an even number of stages.

In addition to the shift operator, Module Compiler provides a programmable shifter as a function, `shiftlr`. See the *Module Compiler Reference Manual* for more information about this function.
Multiplexing

The multiplexing operation uses the ?: conditional operator, similar to C. You specify the signal used for selection to the left of ? and the list of signals to be selected to the right of ?. You separate the signals to be selected with colons (:).

Module Compiler selects these signals from right to left as the select input value increases from 0 to n−1. For example, if the select signal is 0, Module Compiler selects the rightmost signal. If the select signal is 1, Module Compiler selects the second-rightmost signal, and so on.

You can use an n-bit-wide select signal to multiplex 2^n signals. It is not necessary to specify the entire range of inputs: If only m inputs are specified, then the top m+1 to 2n inputs are not connected and are treated as don’t care values for the purpose of the optimization.

It is also possible to create holes by specifying don’t care values, using the constant 'h x for the corresponding input. Use the don’t care values when possible to decrease the area required to implement the multiplexer.

Multiplexer Architectures

You can select the architecture of the multiplexer by using the muxtype attribute, as shown in Example 6-24 on page 6-40. If you set muxtype to mux, you get a MUX-based architecture. Other possible values are andor and tristate, which produce ANDOR-based and three-state-based multiplexers. The muxtype defaults to mux when muxtype is not specified or is set to auto. Each architecture accepts any number of inputs, of any width and format. Signed inputs are directly sign-extended as necessary.
Multiplexer-Based Architectures

The MUX architecture is the best default choice and the most straightforward, because it provides generally good speed and area. It is constructed from standard MUX cells and is the most likely to be similar to what you would produce manually. This structure cannot take advantage of skewed data input arrival times but does optimize the structure when the select inputs have skewed arrival times, as determined by selectop.

If the select space is not full, meaning that fewer than 2^n data inputs are provided for an n-bit select input, the unused select values are assumed to be don’t care values and are used to minimize the area. The behavioral model outputs X if unspecified select values are used, whereas the gate-level model outputs one of the data inputs. In general, this structure produces efficient results under degenerate conditions.

ANDOR-Based Architectures

The ANDOR-based architectures decode the select input and use the decoder outputs to gate (AND) each data input. The gated data inputs are then ORed together by use of a Wallace tree.

This structure has the advantage of being fully timing driven and thus should provide good performance for highly skewed input arrival times. However, it is generally larger than MUX-based implementations. Also, this structure is slower for inputs with no arrival time skew.

If the select space is not full, the output is 0 if an undefined select value is used. In general, this structure produces efficient results under degenerate conditions and is commonly used with only one
select value defined. In such a case, the select value is essentially a reset control: When it is 1, the data input is selected; otherwise, the result is 0.

Three-State-Based Architectures

The resulting multiplexer architecture is based on three-state buffers. Module Compiler uses the decoded select inputs to enable a three-state driver for the selected input onto the output bus. Generally, you would expect very small data delays, particularly for large numbers of data inputs. However, the logic optimizer cannot optimize the three-state buffers, and the increasing load at the output tends to limit the usefulness of this structure.

Example 6-24  Specifying Multiplexer Architectures

directive (muxtype="mux");
wire signed [8] X;
wire [16] X;
X= ~(select ? B : A);
directive (muxtype="andor");
wire [16] X;
X=select ? B : A;
directive (muxtype="tristate");
wire [16] X;
X=select ? B : A;
X=select ? B : A : 'h x;
//don't care what is output when select=0
Decoding

Module Compiler provides a general decoder function that two of the MUX architectures use. You can also call the decoder function directly. It uses single-stage AND logic to generate each output. This approach is not particularly area-efficient for wide decoders but is reasonable in the range from 4 to 16 outputs. As the AND Wallace trees are used, this structure automatically adjusts to incoming delay skews.

Note:

In a partial decoder, where not all 2n outputs are used, the remaining logic is not optimized to take advantage of this constraint, so you should not make the output range any wider than necessary.

Format Conversion Circuits

Format conversion circuits are used to convert wires from one data type to another or to convert wires from one format to another.

Saturation

The saturation function is used to convert an operand with one range of legal values into another operand with a smaller range of values. Operand bit-range selection is the simplest form of this conversion. All bits of the input that are outside the selected bit range are discarded. This approach produces potentially large errors and can result in instabilities in many recursive algorithms.
The saturation function provides the minimum error conversion; in the output space, the closest value to the original input is selected as the output. That is, if the input exceeds the maximum or minimum value representable at the output, the output is set to the maximum or minimum value, respectively.

Module Compiler provides two functions for the saturation operation: \texttt{sat} and \texttt{sati}. Each function requires an input and an output. The \texttt{sati} function inverts the final result, and \texttt{sat} returns the true result. Inverting the output generally improves both area and delay, by allowing the use of an inverting rather than a noninverting MUX.

This function works with any combination of signed and unsigned operands at the input and output. The formats and bit ranges you choose for the input and output are important, because \texttt{sat} is a conversion from the input bit range and format to the output.

\textit{Example 6-25 Using the Saturation Function}

\begin{verbatim}
input signed [8] X;
wire signed [4] Z1,Z3;
wire [4] Z2;
wire [8] Z4;
Z1=sat(X[7]); //unsigned \rightarrow signed
Z2=sati(X);   //same as Z2=~sat(X);
Z3=sat(X);    //signed \rightarrow signed
Z4=sat(X[7:4]); //signed \rightarrow unsigned
\end{verbatim}

\textbf{Normalize}

The normalization operation can be thought of as conversion from unsigned integer to floating-point format. It detects the number of leading 0s or 1s in the input and shifts the input left by this amount. The number of leading 0s or 1s is the exponent of the normalized number, and the shifted number is the mantissa.
This operation can be specified with one of two functions. Use \texttt{norm} to remove leading 0s, and use \texttt{norm1} to remove leading 1s. In either case, the mantissa is the first operand, the exponent is the second, and the data input is the third argument of the function.

If the width of the data input is not a power of 2, the input is left-shifted to make the width a power of 2. The shifted input is then normalized. Finally, the mantissa is right-shifted by the amount of the left shift.

The exponent is unsigned by default. It is also not allowed to exceed the declared range of the exponent operand; you should declare the width of the exponent operand to control the maximum number of shifts used to normalize the input. The input can be signed. Any necessary sign extension occurs before the normalization.

When the mantissa output is narrower than the input, the computation is performed with full precision (input width) and then the MSBs of the full-precision result are truncated to form the mantissa of the correct width.

\textbf{Example 6-26} has a few examples showing the operation of normalization (leading 0s) for an exponent operand 2 bits wide.

\begin{center}
\textbf{Example 6-26 Leading-Zero Normalization}
\end{center}

\begin{tabular}{lll}
\hline
Input & Output (mantissa) & Output (exp) \\
\hline
10000000 & 10000000 & 0 \\
01110101 & 11101010 & 1 \\
00001110 & 01110000 & 3 \\
\hline
\end{tabular}

\texttt{wire [8] MANT;}
wire [2] EXP;    //must be unsigned
norm (MANT,EXP,IN);

Note that in the third example, the output is not fully normalized, because the exponent output was defined with only 2 bits. Therefore, the maximum exponent (shift) is 3, not 4.

The \texttt{norm}—see Example 6-28 on page 6-47—and \texttt{norm1} functions use Wallace trees in the computation of the shift value and therefore deal well with arrival time skews in the high-order bits. A one-level lookahead technique is used to speed up the computation of the shift value.

\section*{Sequential Circuits}

You can describe sequential circuits concisely by using library functions, which have the same general format and style as combinational functions. Automatic pipelining provides a mechanism for automatically inserting pipelines into designs to achieve the desired delay goal. You can stall all synthesized sequential elements except enabled shift registers.

For all designs, you can incorporate one or more clocks and delay goals. You use the \texttt{clock} and \texttt{delay} attributes to set the current clock and delay goal. All synthesized sequential elements use the current clock, which is not included in the sequential function call. Module Compiler uses the delay goal to determine the insertion point of automatic pipelines and to determine slack during logic optimization.

Module Compiler provides two basic register types: state and pipeline registers. State registers, such as accumulators, are a functional part of the architecture. You use pipeline registers only to
increase the circuit clock rate. Pipeline registers cause latency to increase; state registers do not. In general, Module Compiler deskews latency variations caused by pipelining, so that multiple paths to the same point maintain the correct cycle alignment and hence the correct functionality.

By default, Module Compiler names a register instance as
\texttt{Iunique\_number} (for example, \texttt{I0}, \texttt{I1}, \texttt{I2}, \ldots). Alternatively, you can use the Design Compiler register naming convention, by setting the Module Compiler environment variable \texttt{dp\_dc\_style\_reg\_name} to plus (+). For more information, see “Design Compiler Register Naming Style” on page 8-19.

\section*{Sequential Functions}

The most basic sequential functions are \texttt{preg} and \texttt{sreg}. These functions generate a pipeline register and a state register, respectively.

The \texttt{preg} function creates latency effects; the \texttt{sreg} function does not. You use \texttt{sreg} to produce the registers required in the architecture and use \texttt{preg} to insert pipelines manually.

Because of the latency deskewing effects, using \texttt{preg} for the state registers of a FIR filter would have no effect other than delaying output, because the inputs to the multipliers would not be in different clock cycles. The latency deskewing effect is shown in \textbf{Example 6-27}.

\begin{example}
\textbf{Sequential Functions \texttt{preg} and \texttt{sreg}}

\begin{verbatim}
Z1=A+sreg(A);  // Z1(n)=A(n)+A(n-1) first statement
Z2=A+preg(A);  // Z2(n)=2*A(n-1) second statement
Z3=A+sreg(A,2); // Z3(n)=A(n)+A(n-2) third statement
\end{verbatim}
\end{example}
In the first statement, the old A is added to the new A, creating a very simple filter. The function \texttt{sreg} produces no latency, so no latency deskewing takes place.

In the second statement, the old A is added to the new A, but the old A has one cycle more latency than the new A, so latency deskewing first delays the new A by one cycle and then adds it to the old A.

In the third statement, you can see how to create a two-stage shift register without latency effects.

The \texttt{eqreg}, \texttt{eqreg1}, and \texttt{eqreg2} functions provide variable-length shift registers. You use these functions to match the latency at different parts of the design.

For example, there might be three outputs, each driven by logic that has been automatically pipelined, so the latency can be different at each of the three outputs. You can use \texttt{eqreg} to force all outputs to have the latency of the most delayed output, regardless of the number of automatically inserted pipeline stages.

---

**State Registers**

You use the \texttt{sreg} function (Example 6-28) to create a state register of fixed length. The \texttt{ensreg} function is used to create a fixed-length state-shift register with an active-high enable control. When the enable is 1, the shift register is active and the data shifts with each clock rising edge. When the enable is 0, the shift register is inactive and no outputs change.
When access to the taps is required, for a register of length \( n \), up to \( n+1 \) outputs can be passed to the function at the end of the parameter list. The first is connected to the input, the second is the output of the first tap, and the last is the output of the \( n \)th tap.

The \texttt{sreg} function is affected by the \texttt{delstate} synthesis attribute. If \texttt{delstate} is greater than 0, pipeline loaning occurs. To disable pipeline loaning, set \texttt{delstate} back to 0. For more information, see “Pipeline Loaning” on page 10-19.

\textbf{Example 6-28 \ State Register Example}

\begin{verbatim}
X=sreg(A,1);
//1-tap state register is equivalent to x=sreg(A)
directive(delstate=0);
//have access to all taps, X_0 is the same as input,
//X_4 is the final output
X=sreg(A,4,X_0,X_1,X_2,X_3,X_4);
X=ensreg(A,Y[3],4); //4-tap enable state reg
\end{verbatim}

\section*{Scan Cells}

The next sections discuss scan cells.

\section*{Scan Test}

The \texttt{scan} attribute controls the conversion of flip-flops into their scan counterparts. When \texttt{scan} is \texttt{on}, the conversion takes place and Module Compiler builds the circuit with good area and delay estimates. When you set \texttt{scan} to \texttt{off}, no conversion takes place. During report generation, the \texttt{scan} flip-flops are converted back to the original cells.
Scan Cell Support

Module Compiler can synthesize and optimize a circuit by using the timing and area of scan cells while operating in scan mode. The scan cells can be retained in the Module Compiler-generated netlist, and the scan chain can be completed by use of the DFT Compiler tool.

Module Compiler can operate without D flip-flops and can synthesize a sequential design if the library contains equivalent scan flip-flops.

Module Compiler can synthesize a combinational design by using libraries that do not contain D flip-flop or scan cells. For more information, see Chapter 7, “Technology Library Support.”

Synthesizing Sequential Designs With Scan Cells

When Module Compiler operates in scan mode, it converts all simple and enabled D flip-flops to their equivalent scan cells during synthesis. This ensures that Module Compiler uses the correct area and timing estimates during synthesis and optimization.

Some libraries do not contain D flip-flop cells but do contain scan cells. If your technology library contains only scan cells, you must operate Module Compiler in scan mode so it can use the scan cells instead.

To operate Module Compiler in scan mode, enable the dp_scanmode Module Compiler environment variable. For example, enter the following at the UNIX prompt:

```
% mcenv dp_scanmode +
```
Alternatively, you can convert flip-flops into their scan equivalents by applying the `scan` attribute to the part of your Module Compiler Language design where you want to insert scan cells. For example,

```
directive(scan="on")
```

In scan mode, Module Compiler uses the scan cells during synthesis and optimization. However, by default, the scan flip-flops are converted to regular flip-flops during report generation. The following section explains how you can retain scan cells in the final netlist.

---

**Keeping Scan Cells in the Final Netlist**

You can control whether inserted scan cells are retained in the final netlist generated by Module Compiler, by using the `dp_keepscan` Module Compiler environment variable.

- **Enabling `dp_keepscan`**

  When you operate in scan mode, the scan cells Module Compiler uses during synthesis are retained in the final netlist only if you also enable `dp_keepscan`. To enable `dp_keepscan`, enter the following at the UNIX prompt:

  ```
  % mcenv dp_keepscan +
  ```

Disabling \texttt{dp\_keepscan} (the default)

When you disable \texttt{dp\_keepscan}, the scan flip-flops are converted back to their original D flip-flops. The conversion occurs after Module Compiler writes the design report and before it writes the netlist. By default, \texttt{dp\_keepscan} is disabled. To disable \texttt{dp\_keepscan} explicitly, enter the following at the UNIX prompt:

\begin{verbatim}
% mcenv dp_keepscan -
\end{verbatim}

Module Compiler also generates a text file that lists instances of D flip-flops and their scan equivalents. This file is in the scan directory. This file is created only when \texttt{dp\_keepscan} is disabled.

---

User-Instantiated Scan Cells

You can instantiate scan cells in your Module Compiler Language design. Module Compiler retains user-instantiated scan cells in the final netlist, regardless of how you set the \texttt{dp\_scanmode} and \texttt{dp\_keepscan} Module Compiler environment variables.

---

Scan Style Limitations

Module Compiler supports the multiplexed\_flip\_flop scan style only. You can choose other scan styles by taking the Module Compiler netlist into Design Compiler and using the DFT Compiler tool.

Module Compiler supports synthesis using scan cells in synchronous circuits.
Flow for Using Scan Cells in a Design

Once you have a Module Compiler-generated netlist with inserted scan cells, you use DFT Compiler to complete the scan chain. You can do one of the following:

- Write out the .db file from Module Compiler and send it to DFT Compiler
- Write out the .db file by running Module Compiler within dc_shell

Example 6-29 is a sample script for creating a scan chain in a netlist generated by Module Compiler. In this example, MAC.db is a netlist generated by Module Compiler that contains scan cells.

Example 6-29  Creation of Scan Chain in Netlist Generated by Module Compiler

```
set search_path [list . dir1 dir2]
set target_library library.db
set link_library $target_library
read_db MAC.db
set_operating_conditions WCCOM
set_wire_load_model -name B5X5
set_scan_configuration -methodology full_scan -style multiplexed_flip_flop
check_test
insert_scan
write -f db -o MAC_with_scan.db
```

Example 6-30 creates a scan chain from dc_shell. The Module Compiler Language design, MAC.mcl, is read into Design Compiler.

Example 6-30  Creation of Scan Chain From dc_shell-t

```
source [getenv MCDIR]/lib/tcl/mcdc.tcl
set search_path [list . dir1 dir2]
set target_library library.db
set link_library $target_library
read_mcl MAC.mcl
```
set_operating_conditions WCCOM
set_wire_load_model -name B5X5
mcenv dp_keepscan +
menv dp_scanmode +
compile_mcl
set_scan_configuration -methodology full_scan -style
demuxed_flip_flop
check_test
insert_scan
write -f db -o MAC_with_scan.db
report_timing > timing_from_read_mcl.rep

Demultiplexing

Demultiplexing is the process of converting a high-speed serial data stream into \( n \) lower-rate parallel data streams. As the name implies, this process is the inverse of multiplexing, which serializes several parallel streams.

You implement demultiplexers by using a function called `demux`, which takes two signal inputs and a list of \( n \) outputs. The inputs are the data input and the select input.

The data input is demultiplexed, and the select input controls the demultiplexer. The integer input parameter specifies the demultiplexing ratio and the number of outputs. By default, the formats and widths of these outputs match those of the data input.

For proper operation, the select input must cycle through values of 0 to \( n - 1 \) for each positive edge of the current clock. The outputs change when the current clock goes high and select has a value of 0.1. The input values that arrive when the select input has a value of 0, 1, 2, ... \( n - 1 \) appear on the 0, 1, 2, ... \( n - 1 \) indexed output, respectively. Example 6-31 uses \( n = 4 \).
Example 6-31  A Demultiplexing Example

input: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
select: 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3
out0:  x  x  x  x  x  0  0  0  0  4  4  4  4  8  8  8
out1:  x  x  x  x  1  1  1  1  5  5  5  5  9  9  9  9
out2:  x  x  x  x  2  2  2  2  6  6  6  6 10 10 10 10
out3:  x  x  x  x  3  3  3  3  7  7  7  7 11 11 11 11

Example 6-32 and Example 6-33 show 1-to-2 and 1-to-3 demultiplexing examples, respectively.

Example 6-32  1:2 demux Example

wire signed [8] A, B, C;
wire [1] S;
demux(A, S, B, C);

Example 6-33  1:3 demux Example

wire signed [8] A, D0, D1, D2;
wire [2] S;
demux(A, S, D0, D1, D2);

The registers associated with demultiplexing are treated as state registers, and hence no latency increase occurs in the demultiplexer. It is not possible to assign a latency to this structure, because the delay between the input and the earliest output change varies from 2 to \( n + 1 \) cycles.

Module Compiler uses a circuit with very conservative timing to implement the demultiplexer. The demux is built in two stages of enabled flip-flops. The first stage latches a value from the incoming data stream in the cycle in which the select input has the proper value.

The second stage latches the outputs of the first stage when the select input has a value of 0. This approach might sacrifice area but does guarantee that the critical path information is correct.
Black Box Support

Module Compiler provides support for black boxes that are described in a .db file, so that it can time through these entities. Examples of black box entities are physical RAM or ROM in a Module Compiler module. Module Compiler can instantiate any black box that supports an interface timing specification timing model.

Supported Features

The following are some of the major black box features Module Compiler supports:

- Black box cells are described in a .db file (single or multiple black boxes are allowed).
- Automated pseudocell generation is not affected by multiple .db files with one or many black boxes.
- Bused as well as bit-blasted ports (both I/Os) are supported.
- Interface timing specification timing models are used to describe a black box (see “Black Box Known Limitations” on page 6-56).
- Black boxes are treated as sequential leaf cells, and therefore timing through them is similar to existing flows (in-context timing-driven synthesis) that include registers. Module Compiler treats critical timing paths accordingly.
- No internal timing or functionality of black boxes is required in a .db file.
• Pipelining around black boxes, such as autopipelining, is supported. The `ResolveLatency` and `ResolveLatencyLoop` functions also can be used (see “Black Box Known Limitations” on page 6-56).

• Module Compiler can perform latency deskewing or latency hiding (see “Black Box Known Limitations” on page 6-56).

• Both synchronous and asynchronous memory are supported.

• Output RTL and gate-level netlists are properly formatted to include black boxes.

• Also properly formatted are the report files generated by Module Compiler, including cell summary and critical path timing if any, through the black box.

---

### Enabling Black Box Support

To enable black box support, include the Module Compiler environment variable `dp_link_library` (under `$MCDIR/localadm/mc.env` or in the `design_dir/mc.env`) to point to a black box .db file. At the UNIX prompt, enter the following in the `$MCDIR/localadm` or in your design directory:

```
% mcenv dp_link_library black_box_file
```

If there are multiple .db files for the black boxes, include them in a comma-separated list within quotation marks:

```
% mcenv dp_link_library "bb1.db,bb2.db,bb3.db"
```

If you have only one .db file, no quotation marks are needed:

```
% mcenv dp_link_library bb.db
```
Recommended Methodology for Black Boxes

To use black boxes in your design, you can write a technology-independent function for each black box. This ensures that your design is technology independent in Module Compiler Language as well. The steps needed to perform this task are as follows:

1. Instantiate each technology-specific black box cell in the function.
2. Call these functions in your “design” Module Compiler Language code (which is technology independent).
3. Code autopipelining or ResolveLatency* as you would in a Module Compiler design without black boxes (see the next section, “Black Box Known Limitations”).
4. Click the Do All button.

Black Box Known Limitations

Only interface timing specification timing models are supported. The Stamp modeling language is not currently supported. The following limitations also apply:

- The interface timing specification has several timing model limitations for using black boxes.
  - A black box cell should have one and only one clock. (Read or write enable signals in the case of asynchronous memory have a clock attribute in the .db file.)
  - Setup constraints are specified with respect to the active edge of the clock.
- Module Compiler ignores other timing constraints such as hold or recovery.

- The black box must use the same delay model and scaling factors as those in the technology library.

- Clear or preset timing arcs are ignored for synthesis.

These limitations exist due to the current Module Compiler built-in static timing analyzer.

- Black boxes must not contain bidirectional ports. If you use them, Module Compiler flags an error.

- There is no latency support for black boxes—black boxes cannot have inherent latency. As a result, Module Compiler pipelining is not affected. The Module Compiler latency counter does not add any black box latency, nor can you tag latencies to primary input signals.

- Input signals to a black box cannot have any latency. (This limitation is due to a restriction that does not allow instantiated technology-specific sequential cells with input latencies.) This restriction can be overcome with the use of `ResolveLatency` functions.

- Design report files and RTL and gate-level netlists do not reflect any presumed latency effects of a black box.
Signal Manipulation Functions

The Module Compiler library provides several functions for manipulating signals. These functions do not perform any actual arithmetic or logical operation. Rather, you can use them to manipulate signal attributes such as size, timing, format, and so on.

Load Isolation and Buffering

Although the function synthesis routines automatically create buffer trees within each function to prevent overloading, your network description might contain large fanouts that cause overloading. If the overloading is severe enough, a rule violation occurs that is corrected during optimization.

During synthesis, however, the delay estimates of the overloaded nets are inaccurate, potentially causing pipelining problems. Module Compiler provides two functions that help alleviate overloading: `buffer` and `isolate`, shown in Example 6-34.

Example 6-34  isolate and buffer

```plaintext
input [8] A;
wire [8] ANC;  //must match A!
ANC=isolate(A);  //ANC has buffer depth 2
buffer (ANC,2);  //build buffer tree at output of ANC
```

**isolate**

The `isolate` function is provided to isolate heavy loads from the critical paths. It inserts a set of noninverting buffers between the input and output.
The less-critical paths should be driven from the output and the more-critical paths from the input. The logic optimizer removes buffers that are not needed, either because the circuit contains sufficient slack or because you incorrectly assessed which operand was more critical.

**buffer**

The *buffer* function causes a buffer tree to be built with the depth specified (the default is 1). The maximum buffer depth supported is 5, which should be more than sufficient.

Unlike the *isolate* function, *buffer* is used in situations requiring a symmetric buffer tree. There is no way to connect some paths to a part of the buffer tree closer to the root. However, you can always buffer the output of *isolate*.

**Note:**

The instances produced by the buffer function are affected by the attributes in effect when the signal being buffered is defined. They are not affected by the attributes in effect when the buffer statement is encountered.

The buffer tree is built with inverters, except for the last stage, where the depth is odd and therefore uses noninverter buffers. In general, the logic optimizer removes and/or merges parts of the buffer tree whenever possible to improve circuit performance and area. A portion of a buffer tree of depth 3 is shown in Figure 6-1. Note that only one stage is noninverting.
Signal Concatenation: cat

It is sometimes necessary or convenient to create operands that are a concatenation of existing operands. The cat function performs signal concatenation.

The cat function takes a list of signals separated by commas. The bits are copied from the input signals, in order, to the output. The MSB of the leftmost (first) input becomes the MSB of the result, and the LSB of the rightmost (last) input becomes the LSB of the result. By default, the format is the same as that of the first input and the width of the concatenation result is the sum of the widths of the inputs.

Example 6-35 Signal Concatenation

```vhdl
input [8] A,B,C;
wire X;
X=cat(C[2],A[4],B[6:5]);
```
Three-States: join

Although three-state drivers should be avoided when possible in ASIC designs, Module Compiler provides limited support for these constructs. The join function can be used to connect two or more wires in a bitwise fashion. A warning is generated if any of the drivers of the net are not three-state drivers. A module input cannot be an input to join.

In Example 6-36, the outputs of two 2-input three-state multiplexers are joined to form a 4-input MUX.

Example 6-36 Three-State Example

```
module mux1 (A,B,C,D,S,Z);
  input [8] A,B,C,D;
  input [2] S;
  output [8] Z;
  directive (muxtype="tristate");
  wire [8] E=join(A1,A2);
  Z=E;
endmodule
```

Module Compiler Generic Cell Library

The Module Compiler generic cell library is a collection of low-level functions. Each function in the library is linked to a corresponding technology-specific cell, if one exists, regardless of the cell and pin names the vendor uses. If there is no corresponding cell in the technology library, Module Compiler synthesizes the generic cell function from two or more technology-specific cells.
If you need to describe a structure at the gate level, you should use the Module Compiler generic cell library functions rather than the library your vendor provided. This helps maintain technology and vendor portability.

All Module Compiler generic functions begin with a mcgen_ prefix, which keeps generic function names unique and prevents name clashes with existing technology cell names.

When the technology library contains several equivalent cells, Module Compiler chooses the best one during optimization (unless optimization has been disabled). Module Compiler always attempts to use the fastest cell during synthesis. The Module Compiler Reference Manual contains a complete list of the functions in the Module Compiler generic cell library.

Most generic functions accept bused inputs and outputs. Only those functions that already have bused inputs or outputs and those functions with more than one output cannot accept bused arguments.

When a function is called with bused arguments, Module Compiler automatically generates an array of instances, one instance for each output bit. If any input is narrower than the output, the input is sign- or zero-extended in the same manner as other function calls.

Example 6-37 shows the construction of a technology-independent ripple adder, using the generic function mcgen_fa1a. Note how the mcgen_and2a function creates an array of 2-input AND gates. The R input is sign-extended to the width of the X bus.
Example 6-37 Writing Standard Code

function adder (Z, X, Y);
  input X, Y;
  integer w = width(X);
  output [w:0] Z;
  wire [1] repl(i, w, ",", " ) {S{i}, C{i}}, C{w};
  C0 = 0;
  repl(i, w) {mcgen_fa1a (S{i}, C{i+1}, X[i], Y[i], C{i});}
  // ripple adder
  Z = (C{w}, repl(i, w, ",", " ) {S{w-i-1}});
endfunction

module foo (X, Y, Z, R);
  input signed [1] R;
  input [8] X, Y;
  output [9] Z;
  wire [8] XR;
  XR = mcgen_and2a(X, R); // array of 2-input ORs
  Z = adder(Y, XR);
endmodule

Technology-Specific Cells

This section covers Module Compiler support of technology-specific cells.

Although Module Compiler has a rich library of synthesizable functions and generic cell library elements, you might need to instantiate a cell from the technology-specific library or a netlist of library elements into the design. It is also possible, with some additional work, to insert a cell that is not in the installed technology library into your design.
Note that there is an interoperability limitation for cell naming within any technology library. There cannot be a leading period, ".", in the cell name. This limitation is for the first character only. A period can occur after the first letter of the cell name.

In all cases, you call a Module Compiler Language function for the cell being inserted into the design. Your interface to the function is in the library browser of the GUI.

Cells not in the technology library are located in the “misc” category, and technology library cells are in one of the other categories. You insert the cell by calling the appropriate function. Outputs of the function must come before inputs in the parameter list.

There are two reasons why you should avoid overusing these functions:

- These functions, unlike synthesized functions, are technology dependent. Moving your design to another technology could require changes to the Module Compiler Language code or the netlist.
- Some advantages Module Compiler provides during synthesis will not be available to you, including automatic pipelining; latency deskewing; and multiple architectures for structures such as adders, multipliers, and multiplexers.

Inserting Technology-Specific Cells in the Design

You can easily insert a cell from a technology library into your design. Module Compiler defines a function for each technology library cell. The functions for cells with one output and no buses accept bused inputs and outputs.
Module Compiler automatically generates an array of instances for these cells, one instance for each output bit. If any input is narrower than the output, the input is sign-extended in the same manner as other function calls.

Example 6-38 illustrates how to create a Module Compiler Language function for a technology-specific cell.

This example computes $Z(n) = Y(n) + X(n-1)$. You implement the adder as a ripple adder, using instances of the fa1a1 cell. Module Compiler generates an array of fd1a1 registers to form XR. CLK is connected to the clock input of each fd1a1, because CLK is signed and is thus sign-extended, whereas each fd1a1 receives a different data input. The output, Z, is driven by an array of OB4 output buffer cells from the technology library.

**Example 6-38 Using Instances by Name**

```vhdl
function adder (Z,X,Y);
    input X,Y;
    integer w=width(X);
    output [w:0] Z;
    wire [1] repl(i,w,"","",") {S{i},C{i}},C{w};
    C0=0;
    repl (i,w) {fa1a1 (S{i},C{i+1},X[i],Y[i],C{i});} //ripple adder
    Z=(C{w},repl(i,w,"",") {S{w-i-1}));
endfunction

module pipe (X,Y,Z);
    input [8] X,Y;
    output [9] Z;
    wire [8] XR;
    XR=fd1a1(X,CLK); //array of FFs
    wire [9] Z1=adder(Y,XR);
    Z=OB4(Z1); //output buffer instances
endmodule
```
The method used in this example is clearly not the best way to implement \( Z(n) = Y(n) + X(n-1) \). Using instances of library cells requires more lines of code and does not benefit from the multiple adder architectures and the synthesis optimization available from Module Compiler. Also, the code in Example 6-38 might not work for another technology, an outcome that takes away the benefits of design reuse.

When inserting one of several equivalent technology-specific cells directly into a design, you should insert the fastest (and likely the largest) equivalent cell. This approach has two effects:

- The delays computed during synthesis are less sensitive to estimated loading inaccuracies.
- The optimizer is more likely to find a good solution, because the optimizer is better at reducing area than at improving performance.

---

**Size-Only Optimization Support**

Module Compiler recognizes cells in a technology library with the `use_for_size_only` attribute. When Module Compiler reads the technology library, it detects all cells that have this attribute.

These cells are treated as don’t use cells for Module Compiler synthesis and optimization and can be found in the Don’t Use section of the Module Compiler Library Report. For an example of this section, see “Library Report” on page 7-20.

If the cells with the `use_for_size_only` attribute are instantiated in any Module Compiler Language code, Module Compiler preserves any instances of these cells through optimization, and they appear in the generated netlist.
Specifying Ports (Explicit Port Mapping)

For cell instantiation, you can specify a mapping between module ports and function arguments explicitly. This technique can reduce coding errors, because the ordering between ports and arguments does not have to match. Example 6-39 shows explicit port mapping between module ports and function arguments.

**Example 6-39   Explicit Port Mapping Between fx_OR and Module top**

```verbatim
function fx_OR (Z, A, B);
    output  Z;
    input  A, B;
    Z = A | B;
endfunction

module top (Z_top, A_top, B_top);
    input [1]  A_top, B_top;
    output [1] Z_top;
    fx_OR or_inst1 (.B(B_top), .A(A_top), .Z(Z_top));
endmodule
```

In Example 6-39, function fx_OR has input arguments A and B and output argument Z. Module top has input ports A_top and B_top and an output port, Z_top. The function instantiation

```verbatim
fx_OR or_inst1 (.B(B_top), .A(A_top), .Z(Z_top));
```

specifies an explicit mapping between the ports of module top with the arguments of function fx_OR. Note that the order of ports and arguments does not match in Example 6-39.

Figure 6-2 illustrates explicit port mapping between port B_top and function argument B for Example 6-39.
Using explicit port mapping, you can order ports and arguments independently, as shown in Figure 6-2.

Using Groups in Complex Designs

Some designs must be divided into sections sharing one or more common attributes or constraints. You can use Module Compiler directives to set the clock, delay, enable, group, pipeline, dcopt, and logopt attributes for sections of the design.

These attributes control the timing, power calculation, naming, and optimization of the groups. When the value of one of these attributes is set in a directive, that value is in effect until another value is provided for the attribute.
Group Names

You use the group attribute to define a group and provide it with a name. There are three primary reasons to form a new group in a design:

- Each group must have a single delay goal. If the delay goal is changed, a new group must be created.

- It is convenient in large designs to break the design into smaller groups for statistical and debugging purposes. Each group has a critical path and a complete set of statistics (delay, area, power, and the like). Proper use of groups makes the job of determining the critical (delay, area, or power) portion of the design much easier.

- Groups can assist in placement. If you use the long instance-name option, each instance name will have the group name as a suffix to allow grouping in the floorplanner or place and route system. Module Compiler allows you to use hierarchical group names.

The enable (pipestall) and clockIn Signal Declarations

You can stall all synthesized flip-flops, whether they are state or pipeline registers, by setting the enable (or pipestall) attribute to the name of the stall control signal. By default, the pipeline is not stalled. The pipeline stalls when the stall control signal is low.

The enable attribute is a replacement for the pipestall attribute. However, code using either attribute is supported. The two attributes have the same functionality, except that you can use enable to
declare an enable signal as an input port by using the signal declaration `enableIn`. This declaration and the `enable` attribute are discussed later in more detail.

The `clockIn` declaration allows you to specify a clock as an input port. Module Compiler does not buffer the clock. It does buffer the enable signal if required (as it does with other signals). With Module Compiler, the clock and enable inputs are never pipelined.

Module Compiler defines the width and format of the clock (or enable) signal as 1-bit and signed, respectively. You are not allowed to define the width and format of the clock or enable signals; doing so results in an error message. Example 6-40 illustrates the use of `clockIn` to declare a clock signal.

**Example 6-40  clockIn Examples**

```plaintext
clockIn ABC_clk; //available as a signal
directive (group="G1", clock="ABC_clk", delay=4000);
//delay goal =4000

clockIn XYZ_clk //available as a signal
XCLK=XYZ_clk & X;
//use XCLK2, delay goal=4000
//XCLK2 cannot be used as another clock
directive (group="G2", clock="XYZ_clk", delay=6000);
//delay goal =6000
```

In Example 6-40, `ABC_clk` is defined in group G1. Module Compiler gets its delay goal from the `delay` attribute, which is set to 4,000 ps. Another clock, `XYZ_clk`, is defined in group G2, with a delay goal of 6,000 ps. You can specify only one clock per group.
Example 6-41  myCLK

module test (myCLK, myEnable, other_ports);
  clockIn myCLK;  //declares a signal myCLK
  enableIn myEnable;  //declares a signal myEnable
  //...code continues...

directive (clock = "myCLK");
  //clock is available to Module Compiler
  directive (enable = "myEnable");
  //enable is available to Module Compiler

  //...code continues...
endmodule

In Example 6-41, you would specify the clock in the input port list with

  clockIn myCLK;

Similarly, you would specify the enable signal in the input port list with

  enableIn myEnable;

Between the signal declaration clockIn and the attribute clock used in the directive statement, the clock is available for use as it is for any other Module Compiler signal. Module Compiler recognizes a signal as a clock only when it is sees the respective directive statement.

In the same way, Module Compiler recognizes the enable signal only when it is sees the respective directive statement. Between the signal declaration, enableIn, and the attribute enable, the enable signal is available for use, as it is with any other Module Compiler signal.
Example 6-42 shows that you can pass a clock or enable as a string, input, or clock signal argument to a function. The only restriction, as mentioned earlier, is that the formal argument cannot have a format or size specified.

**Example 6-42**  
*fCLK*

```vhdl
module testf(fCLK, other_ports);
  clockIn fCLK;
  myFunc(fCLK, ...);
  //=...code continues...
endmodule

function myFunc(ABC, ...);
  clockIn ABC;
endfunction
```

When writing RTL/gate or VHDL/Verilog output, Module Compiler maintains the position of the clock or enable as specified by the module interface. However, you cannot declare the scope of the clock or enable signal. If you write the following statements,

```vhdl
clockIn global fCLK;
```

or

```vhdl
enableIn global eCLK;
```

Module Compiler issues a warning.

To name your clock or enable signal, you follow the standard Module Compiler naming conventions. As with all signal names, you cannot have a trailing underscore (_) in a signal name for a clock or an enable. For example, a clock or an enable named my_clock1_ is not allowed.
You can gate a clock or an enable, but the gated output cannot be a clock or an enable. In other words, you are not allowed to create a new clock or enable—such as a gated clock or a divided clock—from an existing clock or enable in your design.

If you gate a clock or an enable, the gates will be subject to optimization and the Module Compiler optimization process will not distinguish the clock or enable gates from other gates in your design.

You can gate the clock and use the gated output wherever appropriate, such as for enabling a latch or RAM. Similarly, you can gate the enable and use the gated output, for example, as an enable input of ensreg, shown in Figure 6-3.

You should note that the indelay and inload attributes do not have any impact on clock. However, the indelay and inload attributes have an impact on enable.

Module Compiler will deskew the enable of ensreg if required. An example of ensreg(D, EN) is shown in Figure 6-3.

Figure 6-3  Deskew Enable of ensreg
In Figure 6-3, Module Compiler ensures that the enable signal has the same latency, 4, as signal D.

---

**Multiple Clocks**

Module Compiler supports multiple clocks in a design, although each group can have only one clock. All clocks are global signals that can be referenced throughout all levels of your design. You can declare the current clock by setting the `clock` attribute to the name of the current clock. In doing so, you should be careful not to declare clocks explicitly as wires.

All sequential circuits without explicit clock connections use the current clock. For example, `sreg` and `preg` have no clock argument and always use the current clock.

Automatic pipelines are also connected to the current clock. You can also explicitly use any clock wherever Module Compiler requires a signal, such as an enable input to a latch.

**Example 6-43** is a circuit containing three clocks, CLK1, CLK2, and CLK3. The registers in X are connected to CLK1, those in Y are connected to CLK2, and those in Z are connected to CLK3.

Note that whenever you change the current clock or delay goal, you must also change the group. This also holds true for sequential and combinational circuits.
Example 6-43 Using Multiple Clocks

module clkdemo (A,B,Z,Y,X);
directive (logopt="off");
directive (group = "G1", delay=4000, clock="CLK1");
directive (logopt="on");
input [8] A,B;
wire [16] temp1 = A*B;
output [16] X = sreg(temp1); // sreg() gets CLK1
directive (group="G2", delay=2500, clock="CLK2");
wire [9] temp2 = A+B;
output [9] Y = sreg(temp2); // sreg() gets CLK2
directive (group="G3", delay=3000, clock="CLK3");
wire [9] temp3 = A-B;
output [9] Z = sreg(temp3); // sreg() gets CLK3
endmodule

Group Timing and Pipelining

The delay and pipeline attributes are used to control the timing of a section of the design.

delay

The value of delay affects the synthesis of some structures and the optimization of all instances within a group. The value of the attribute is the current path delay goal and uses picosecond units.

To prevent overconstrained circuits, the delay attribute affects only the drivers of the path endpoints (either flip-flop inputs or module outputs) and not the endpoints themselves. Therefore, it is important to ensure that the drivers of all endpoints have the correct delay goal.
In addition, because each group (as defined by the group attribute) must not have multiple delay goals, the delay attribute should be used in conjunction with the group attribute. Note that the Module Compiler environment variable dp_opt and the Optimization field in the GUI provide the initial value of the delay attribute.

**pipeline**

The pipeline attribute has a Boolean value indicating whether automatic pipelining is enabled within a section of the design. When pipelining is enabled (on), Module Compiler inserts pipelines if the delay exceeds the current value of the delay goal.

When pipelining is disabled (off), automatic register insertion is not employed, even if the delay exceeds the delay goal. One exception to this is pipeline loaning, which occurs transparently.

Pipelining sections can be smaller or larger than the groups defined with the group attribute. You can set the initial value of the pipeline attribute, using the command-line option or the GUI.

**Multiple Delay Goals**

Consider a design with multiple clocks in which all clocks can be formed by division of a master clock by an integer. Although it is possible to use multiple clocks for this type of problem, the enable registers provide a simple mechanism for implementing multiple clocks. There is still a single master clock, but now there are many local enables that generate local clocks (within the flip-flops) of different frequencies.

You should divide the circuit into groups, with all the logic within a group operating at the same frequency. In addition, frequency changes of the data must occur at registers or primary inputs and the
groups must contain the registers or inputs that are referenced within
the group. The delay goal, group name, and AC switching factor are
then changed immediately before the group is described.

**Example 6-44** shows a circuit utilizing two clocks, one of which is half
the frequency of the other.

**Example 6-44  Clock Groups**

```plaintext
function clkgrp(name, delay);
    string name;
    integer delay;
    directive    global(group=name,delay=delay);
endfunction

module test (A,B,Z,RESET );
    integer del=10000; //master clk cycle time
    clkgrp (fastA,del);
    input [8] A,B;
    input [1] RESET;
    wire [8] Y;
    output [8] Z;
    Y=A+B;
    wire [1] EN,ENN;
    EN=sreg(ENN,1); //generate the enable circuit
    ENN=~EN&RESET;

    clkgrp (slow,del*2);
    wire [16] S1,S1A;
    wire [8] S2;
    S1=ensreg(S1A,EN,1);
    S2=ensreg(Y,EN,1);
    S1A=S1*S2;

clock (fastB,del);
    wire [16] S3;
    S3=sreg(S1);
endmodule
```

Using Groups in Complex Designs

6-77
Example 6-45 on page 6-84 has three groups in the circuit. Two (fastA and fastB) are operating at 10 ns, and the other (slow) is operating at 20 ns to allow more time to process S1*S2, which is needed only every other cycle.

Note that there is a function, clkgrp, that changes the delay goal and the group name, together. Also note that with this setup, the inputs to the S1 and S2 registers are paths with a 10-ns delay goal because the drivers of the end of the path are in a group with a 10-ns delay. However, the outputs of the registers and the multiplier have a 20-ns delay goal.

At S3, the input path has a 20-ns delay goal and the output has a 10-ns delay goal. The output, Z, changes every 10 ns and is optimized with a 10-ns delay goal.

When a design has multiple delay goals, the most critical path is not always the longest path. Consider Example 6-45 on page 6-84, in which a path in the slow group has a delay of 19 ns and one in the fast group has a delay of 11 ns. The path in slow has 1 ns of slack, whereas the one in fastB has -1 ns of slack. Therefore, the critical path reported is that in fastB, rather than the one in slow. This is why it is important to look at slack rather than delay when using multiple delay goals.

---

**Disabling Module Compiler Logic Optimization**

When you do not want to minimize the delay in a section of a design, you can disable the logic optimizer of Module Compiler with the logopt attribute. This is a Boolean attribute that enables logic optimization when set to on.
When it is set to off, all logic optimization is disabled, including fixing rule violations. Logic optimization is on by default and should be disabled only on rare occasions.

---

**Disabling Design Compiler Optimization**

You can selectively optimize sections of Module Compiler code by using Design Compiler. Generally, arithmetic logic benefits the least from optimization by Design Compiler and AND-OR logic benefits the most.

You can choose to optimize all, some, or none of your circuit by setting the `dcopt` attribute. This is a Boolean attribute that enables Design Compiler optimization when set to on and disables optimization when set to off. The entire circuit is sent to Design Compiler but Design Compiler does not touch any instance that was created when `dcopt` was off. Design Compiler optimization is on by default.

**Note:**

This feature works only when you are running Design Compiler from Module Compiler. The selective optimization automatically sets the `dont_touch` attribute on the cells using a postprocessing script.

---

**Report Control**

To request that additional group and critical path information be printed in the report file, you can insert functions into the Module Compiler Language input file. Because these functions are placed in the input file, the design must be resynthesized each time the reporting functions are changed or added.
Groups in Module Compiler can be either hierarchical or flat (disjoint). You can create disjoint groups by choosing group names without a dot (.). Each of these groups represents a non-overlapping portion of the design.

You create hierarchical groups by inserting a dot (.) in the group name. Each portion of the group name following a dot represents a division of the group whose name precedes the dot. For example, A.1 and A.2 are two disjoint divisions of the group A and A.1.1 and A.1.foo are two disjoint divisions of the group A.1.

---

**Group Analysis**

By default, Module Compiler provides two reports for the groups in a design:

- It generates a list of all the top-level groups. In this list, the groups A, A.1, A.2, and A.1.1 are combined to form the group A. If you have not used hierarchical group names, this list contains all the groups in the design.
- It generates a list of all the groups. In this list, A, A.1, A.2, and A.1.1 are reported independently.

You can request additional group information by using the `showgroup` function. Each `showgroup` function accepts a group name pattern and causes one list of groups to be inserted into the report file. The list contains all the groups whose names match the pattern.

The pattern is supplied as a dot-separated list of names. Module Compiler locates all the groups matching the names supplied in the pattern. You can use * to match any name at any level of the hierarchy.
Module Compiler merges all groups that match the pattern, even if they have more levels of hierarchy than the pattern. For example, suppose you have a design with groups B.1, B.2, A, A.1, A.2, and A.1.1. The groups that are displayed and merged for several patterns are shown in Table 6-7.

Table 6-7  Pattern Matching and Group Merging

<table>
<thead>
<tr>
<th>Pattern</th>
<th>Group name displayed</th>
<th>Groups merged</th>
</tr>
</thead>
<tbody>
<tr>
<td>*</td>
<td>A</td>
<td>A, A.1, A.1.1, A.2</td>
</tr>
<tr>
<td></td>
<td>B</td>
<td>B.1, B.2</td>
</tr>
<tr>
<td>A.*</td>
<td>A.1</td>
<td>A.1, A.1.1</td>
</tr>
<tr>
<td></td>
<td>A.2</td>
<td>A.2</td>
</tr>
<tr>
<td>*.1</td>
<td>A.1</td>
<td>A.1, A.1.1</td>
</tr>
<tr>
<td></td>
<td>B.1</td>
<td>B.1</td>
</tr>
</tbody>
</table>

When groups are merged, the area, power, number of flip-flops, and number of instances are summed. The latency is the maximum of the latencies in the subgroups, and the internal delay corresponds to the most critical path for all subgroups.

The group information is available in the Design Report file and in Stats on the View menu.
Path Analysis

Module Compiler provides critical path analysis for the entire design and for each user-defined group. In addition, four Module Compiler Language functions are provided to allow you to specify additional critical paths for analysis. These functions are summarized in Table 6-8.

Table 6-8  Path Analysis Functions

<table>
<thead>
<tr>
<th>Function</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>critpath (string start, string end, string name);</td>
<td>Finds the critical path from start to end, using name</td>
</tr>
<tr>
<td>disablepath (string point);</td>
<td>Prevents paths from going through point</td>
</tr>
<tr>
<td>enablepath (string point);</td>
<td>Allows paths to go through point</td>
</tr>
<tr>
<td>critmode (string mode);</td>
<td>Sets the reporting mode</td>
</tr>
</tbody>
</table>

User-defined critical paths have two modes, short and full. The critmode function sets the current reporting mode. Use full mode to display full paths, such as the critical paths shown for the design and groups.

Use short mode to display only the name and the critical path length, for output similar to a datasheet. The mode affects all critical paths printed until you change the mode by calling critmode again. By default, the reporting mode is full.

It is possible to prevent critical paths from passing through internal operands by using the disablepath function. This function takes one string argument that is the operand name or operand bit range.
through which the critical path is not allowed to pass. Using a value of * disables all internal paths. Input operands cannot be disabled with this command.

The `enablepath` function does the opposite of the `disablepath` function. It takes one string argument that is the operand name or operand bit range through which the critical path is allowed to pass. Using a value of * enables all internal paths.

The `critpath` function takes three string values (start, end, name) and finds the most critical path—the path with the least slack at the endpoint. The critical path does not go through internal operands that have been disabled and not subsequently enabled.

Module Compiler names the path with the name string value and lists it in the User Critical Path section of the report file. The value of start can be an operand name, an operand bit range, or * to start at any input. Both end and start take values of an operand name, a bit range, or * to end at any output.

Additionally, you can use ** to end at any output or other path endpoint (such as a flip-flop D input). CLK can be used as an end name to enable paths that stop at register inputs.

The order of any `critpath` function relative to the other three functions is very important, because `critmode`, `enablepath`, and `disablepath` determine how subsequent `critpath` functions behave.
Suppose you want to create a video front-end processor that uses an RGB-to-YUV converter. In addition, you need to process each output of the converter with a FIR filter.

Because you want a compiler that can be called with different values to generate different video processors, rather than a static piece of code, you need to pass some parameters to the module. This compiler can be built as shown in Example 6-45.

**Example 6-45 A Complete Example**

```vhdl
/* define some macros for use throughout this exercise */
#define COEFFS1 replicate(integer i=0;i<taps;i=i+1){ C{i} },
#define COEFFS replicate(i=0;i<taps;i=i+1){ C{i} },
#define TAPS replicate(i=0;i<=taps;i=i+1){ TAP{i} },

/* build a FIR filter using the given coefficients */
function fir1 (OUT, IN, taps, COEFFS1, wOut);
    integer taps; //the number of taps in the filter
    input IN; //this is the data input, declared outside
    input COEFFS; //taps number of C inputs
    integer wOut;
    output signed [wOut-2] OUT; //declare OUT with enough bits
    wire if (formatStr(IN)==signed)
    { signed } [width(IN)-2] OUT_DELIN, TAPS;
    OUT_DELIN=sreg(IN, taps, TAPS); //the state shift register

    /* compute the inner product */
    OUT=replicate(i=0;i<taps;i=i+1; "+"){TAP{i+1}*C{i}};
endfunction

/* build a converter from RGB format to YUV format */
function RGBtoYUV (Y, U, V, R, G, B, width);
    integer width; //width is the number of bits in the output
    input R, G, B; //function inputs are not declared, must be declared
    output signed [width-2] U, V; //Y, U, V are created here
    output unsigned [width-2] Y;
    Y=87*R+G*37+B*15;
    U=-33*R+15*G-97*B;
    V=109*R-49*V+65*B;
```

Chapter 6: Module Compiler Language Usage

6-84
This example creates a compiler called “video” with three parameters that control the width of the input data (wIn), the number of taps in the filters (taps), and the width of the filter coefficients (wC).

With each run of Module Compiler, you can specify a value for the top-level parameters that is propagated through the hierarchy. This compiler uses functions to achieve hierarchy in the input description, but the synthesis and optimization processes are performed on the flattened description.

---

**Optimizing Performance and Area**

Module Compiler Language provides you with many tools for describing your circuit. To illustrate how much control you have over the result, this section provides progressive examples that take the design from a poor solution to a good solution without changing the functionality of the circuit.
The following example performs a color space conversion, as shown in some of the previous examples. This is a simple operation, but it is important in video applications.

**Example 6-46  Color Space Conversion**

\[
\begin{align*}
Y &= 77R + 150G + 29B \\
U &= 128R - 107G - 21B \\
V &= -43R - 85G + 128B
\end{align*}
\]

Clearly, you need to perform nine multiplications and six additions or subtractions. You could take a somewhat naive design approach: construct a module with nine multiplications and the six adders/subtracters and supply the coefficients later (outside of Module Compiler), as shown in **Example 6-47**.

Note that this example involves extra work to break the equation for \(Y\) into subequations for \(Y_1, Y_2, Y_3, \text{ and } Y_4\). Now each of these internal values is generated with a carry-propagate adder.

**Example 6-47  A Complete RGB-to-YUV Design**

```verilog
module RGB_var_fastcla_serial_nocs (Y, U, V, R, G, B, C00, C01, C02, C10, C11, C12, C20, C21, C22);
  directive(fatype="fastcla", delay=1);
  input signed [8] C00, C01, C02, C10, C11, C12, C20, C21, C22;
  wire signed [16] U1, U2, U3, U4;
  wire signed [16] V1, V2, V3, V4;
  wire unsigned [16] Y1, Y2, Y3, Y4;
  output signed [16] U, V;
  output unsigned [16] Y;
  Y1 = C00*R; Y2 = C01*G; Y3 = C02*B; Y4 = Y1 + Y2; Y = Y4 + Y3;
  U1 = C10*R; U2 = C11*G; U3 = C12*B; U4 = U1 + U2; U = U4 + U3;
  V1 = C20*R; V2 = C21*G; V3 = C22*B; V4 = V1 + V2; V = V4 + V3;
endmodule
```
After running the previous example, you obtain the results in Table 6-9.

Table 6-9  Results of Example 6-47

<table>
<thead>
<tr>
<th>Module</th>
<th>Sections</th>
<th>Delay</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>RGB_var_fastcla_serial_nocs</td>
<td>7143</td>
<td>17.26</td>
<td>0</td>
</tr>
</tbody>
</table>

It is hard to determine how well this case works until you compare it with another implementation. For comparison, change the adder type from fastcla to clsa; clsa is expected to perform better for skewed delay cases such as multipliers. You change the directive statement to get the input in Example 6-48.

Example 6-48  Changing Adder From fastcla to clsa

```verbatim
code
module RGB_var_clsa_serial_nocs (Y, U, V, R, G, B, C00, C01, C02, C10, C11, C12, C20, C21, C22);
directive(fatype="clsa", delay=1);
input signed [8] C00,C01,C02,C10,C11,C12,C20,C21,C22;
wire signed [16] U1,U2,U3,U4;
wire signed [16] V1,V2,V3,V4;
wire unsigned [16] Y1,Y2,Y3,Y4;
output signed [16] U,V;
output unsigned [16] Y;
Y1=C00*R; Y2=C01*G; Y3=C02*B; Y4=Y1+Y2; Y=Y4+Y3;
U1=C10*R; U2=C11*G; U3=C12*B; U4=U1+U2; U=U4+U3;
V1=C20*R; V2=C21*G; V3=C22*B; V4=V1+V2; V=V4+V3;
endmodule
```
After rerunning Module Compiler, you obtain the results in Table 6-10.

**Table 6-10  Results of Adder Change**

<table>
<thead>
<tr>
<th>Module</th>
<th>Sections</th>
<th>Delay</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>RGB_var_fastcla_serial_nocs</td>
<td>7143</td>
<td>17.26</td>
<td>0</td>
</tr>
<tr>
<td>RGB_var_clsa_serial_nocs</td>
<td>6051</td>
<td>16.46</td>
<td>0</td>
</tr>
</tbody>
</table>

As expected, you made some progress in both area and delay, due solely to the ability of the clsa adder to optimize its structure around the delay skews in the circuit.

Now it should be clear that you can make some significant improvements by merging the five equations for each color-component output. For each output, you will have a single Wallace tree implementing three multiplications and two additions, followed by a single carry-propagate adder. You should have done this first, because the input is much simpler, as shown in Example 6-49.

**Example 6-49  Merging Equations for Each Color Component**

```verilog
module RGB_var_clsa_par_nocs (Y, U, V, R, G, B, C00, C01, C02, C10, C11, C12, C20, C21, C22);
directive(fatype="clsa",delay=1);
    input signed [8] C00,C01,C02,C10,C11,C12,C20,C21,C22;
    output signed [16] U,V;
    output unsigned [16] Y;
    Y=C00*R+C01*G+C02*B;
    U=C10*R+C11*G+C12*B;
    V=C20*R+C21*G+C22*B;
endmodule
```
After running Example 6-49, you get the result in Table 6-11.

Table 6-11  Result of Merging Equations

<table>
<thead>
<tr>
<th>Module</th>
<th>Sections</th>
<th>Delay</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>RGB_var_fastcla_serial_nocs</td>
<td>7143</td>
<td>17.26</td>
<td>0</td>
</tr>
<tr>
<td>RGB_var_clsa_serial_nocs</td>
<td>6051</td>
<td>16.46</td>
<td>0</td>
</tr>
<tr>
<td>RGB_var_clsa_par_nocs</td>
<td>4612</td>
<td>13.18</td>
<td>0</td>
</tr>
</tbody>
</table>

Clearly, reducing the number of carry-propagate adders by merging the equations results in even greater savings of area and performance than simply changing the adder types.

There is another method for achieving nearly identical results, as in Example 6-49: using the carrysave attribute. In Example 6-50, you have not merged the equations but instead have defined all the internal nodes to be carry-save, and therefore Module Compiler does not generate carry-propagate adders at these nodes.

Example 6-50  Implementing the carrysave Attribute

```vhdl
module RGB_var_clsa_serial_cs (Y, U, V, R, G, B, C00, C01, C02, C10, C11, C12, C20, C21, C22);
    directive(fatype="clsa",delay=1);
    input signed [8] C00,C01,C02,C10,C11,C12,C20,C21,C22;
    wire signed [16] U1,U2,U3,U4;
    wire signed [16] V1,V2,V3,V4;
    wire unsigned [16] Y1,Y2,Y3,Y4;
    output signed [16] U,V;
    output unsigned [16] Y;
    directive(carrysave="on");
    Y1=C00*R; Y2=C01*G; Y3=C02*B; Y4=Y1+Y2;
    U1=C10*R; U2=C11*G; U3=C12*B; U4=U1+U2;
    V1=C20*R; V2=C21*G; V3=C22*B; V4=V1+V2;
    directive(carrysave="off");
```

Optimizing Performance and Area

6-89
Y=Y4+Y3;
U=U4+U3;
V=V4+V3;
endmodule

After running Example 6-50, you get the result in Table 6-12.

Table 6-12 Result of carrysave Implementation

<table>
<thead>
<tr>
<th>Module</th>
<th>Sections</th>
<th>Delay</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>RGB_var_fastcla_serial_nocs</td>
<td>7143</td>
<td>17.26</td>
<td>0</td>
</tr>
<tr>
<td>RGB_var_clsa_serial_nocs</td>
<td>6051</td>
<td>16.46</td>
<td>0</td>
</tr>
<tr>
<td>RGB_var_clsa_par_nocs</td>
<td>4612</td>
<td>13.18</td>
<td>0</td>
</tr>
<tr>
<td>RGB_var_clsa_serial_cs</td>
<td>4725</td>
<td>13.30</td>
<td>0</td>
</tr>
</tbody>
</table>

The carrysave case results in only slight degradation of area and delay over the fully merged case. This example shows the power of using carrysave; area and delay are improved, and access to internal nodes such as Y1, Y2, and Y3 is possible.

Finally, because the coefficients are already known, Module Compiler optimizes the circuit with these coefficients. Note that in Example 6-51, you have a level of hierarchy through a function that looks like a variable-coefficient matrix multiplier. However, in the module, you call the function with the fixed-coefficient values. Module Compiler automatically determines that the multiplications can be optimized.
Example 6-51  Implementing Fixed Coefficients

function RGB (Y, U, V, R, G, B, C00, C01, C02, C10, C11, C12, C20, C21, C22);
    input R,G,B;
    input C00, C01, C02, C10, C11, C12, C20, C21, C22;
    output U,V;
    output Y;
    Y=C00*R+C01*G+C02*B;
    U=C10*R+C11*G+C12*B;
    V=C20*R+C21*G+C22*B;
endfunction

module RGB_fixed_clsa_par (Y, U, V, R, G, B);
    directive (delay=1, fatype= "clsa");
    integer width;
    output signed [16] U,V;
    output unsigned [16] Y;
    RGB (Y,U,V,R,G,B,77,150,29,128,-107,-21,-43,-85,128);
endmodule

After running Example 6-51, you get the results in Table 6-13.

<table>
<thead>
<tr>
<th>Module</th>
<th>Sections</th>
<th>Delay</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>RGB_var_fastcla_serial_nocs</td>
<td>7143</td>
<td>17.26</td>
<td>0</td>
</tr>
<tr>
<td>RGB_var_clsa_serial_nocs</td>
<td>6051</td>
<td>16.46</td>
<td>0</td>
</tr>
<tr>
<td>RGB_var_clsa_par_nocs</td>
<td>4612</td>
<td>13.18</td>
<td>0</td>
</tr>
<tr>
<td>RGB_var_clsa_serial_cs</td>
<td>4725</td>
<td>13.30</td>
<td>0</td>
</tr>
<tr>
<td>RGB_fixed_clsa_par</td>
<td>1652</td>
<td>10.03</td>
<td>0</td>
</tr>
</tbody>
</table>
The use of the fixed coefficients has provided enormous benefits. The area dropped by nearly 66 percent from the previous best case (Example 6-50), and the delay decreased by nearly 25 percent. Compared to the original case (Example 6-47), the gains are even greater.

You could take this case further by utilizing pipelining to achieve even higher performance levels. You are invited to try this as the final exercise of this chapter.
This chapter provides an overview of how to use third-party technology libraries with Module Compiler. It includes the following sections:

- Library Functionality
- Delay, Capacitance, and Area Units
- CBA and Non-CBA Libraries
- Timing Models
- Setup and Hold Time Models
- Wire Load Models
- Derating Model
- Resistance Models
• Sequential Models
• Required and Recommended Cell Sets
• Library Report
Library Functionality

The technology library provided by your vendor supplies critical information to Module Compiler. This information includes the following:

- The functionality, timing, and loading of all cells in the library
- The estimated wire load models
- The operating conditions
- The derating models

Module Compiler reads one or more industry-standard Synopsys .db-format files. This allows Module Compiler to fit well in Synopsys Design Compiler flows. As you work with Module Compiler and libraries, you need to understand how Synopsys .db models and objects map to Module Compiler data structures.

Module Compiler computation algorithms and streamlined internal data structures for model storage result in fast runtimes. However, not all models and objects can benefit from this efficiency, because not all Synopsys .db models and objects can map directly to Module Compiler data structures. As a result, in some cases, you might notice small differences between the results obtained with Module Compiler and those you get with other Synopsys tools, such as Design Compiler.

Keep in mind that Module Compiler is a pre-layout synthesis tool, in which wire load capacitances are not known. As a result, it cannot produce exact timing results.
Delay, Capacitance, and Area Units

Module Compiler operates in technology-independent units to make the input constraints and output values relatively insensitive to vendor library variations (see Table 7-1). It is important to know that Module Compiler stores all values as integers, to speed computation. Module Compiler therefore scales and converts all floating-point numbers in the vendor library to integers and stores these integers internally.

Table 7-1 Module Compiler Units

<table>
<thead>
<tr>
<th>Element</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing constraints</td>
<td>Integer ps</td>
</tr>
<tr>
<td>Delay values in reports</td>
<td>Floating-point ns</td>
</tr>
<tr>
<td>Loading constraints</td>
<td>Integer tenths of standard load</td>
</tr>
</tbody>
</table>

A standard load is defined to be the input capacitance of the smallest inverter in the library.

CBA and Non-CBA Libraries

Module Compiler has two distinct ways of computing area, one for CBA (cell-based array) libraries and one for all other libraries. The CBA architecture is a heterogeneous array containing compute and drive sections, making area computation more complex.
Homogeneous architectures can represent area by a scalar value, whereas CBA libraries require a two-dimensional-vector area measure.

Module Compiler automatically detects CBA libraries that contain the true vector measure and optimizes the design to minimize the actual area. Other Synopsys tools currently use a scalar area measure and do not recognize the vector area measure.

When Module Compiler encounters a homogeneous architecture library, its area calculations should match those of other Synopsys tools and you should consider the value from Module Compiler to be correct. An exception to this rule occurs when Module Compiler rounds area to the nearest integer. Note that Module Compiler ignores the wire area in all area calculations.

**Timing Models**

The timing model provides a basis for calculating the delay through a cell. A variety of approaches has been used in the past, each with a different tradeoff between accuracy and computational complexity. Table 7-2 is a brief summary of common timing models.

**Table 7-2  Timing Models**

<table>
<thead>
<tr>
<th>Timing model</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Linear</td>
<td>Delay is perfectly linear with respect to all output capacitance and input transition values.</td>
</tr>
<tr>
<td>Piecewise linear</td>
<td>Delay is linear within each of several regions of output capacitance.</td>
</tr>
<tr>
<td>Nonlinear</td>
<td>Delay is computed as a function of both output capacitance and input transition time.</td>
</tr>
</tbody>
</table>
Currently the transition time dimension is not used in the piecewise linear model. The linear and the nonlinear delay models support dependency on both input (transition time) and output capacitances.

Runtime performance of delay calculation improves when simpler models are employed. To speed up Module Compiler, reduce the number of breakpoints in either dimensions or both dimensions or use only one dimension.

Module Compiler uses the nonlinear timing model for all delay calculations to provide timing estimates that are as accurate as possible. This model uses the input transition time in addition to the output capacitance to determine the delay through a cell.

There are two variations of this model. In one, the cell delay and the transition time are provided. In the other, the propagation delay and the transition time are provided (cell delay = propagation delay + transition time).

All Synopsys timing models are mapped into the nonlinear timing model. With the exception of the edge-rate effects of the CMOS2 model, there is very little error in the mapping.

Because Module Compiler ignores the CMOS2 edge-rate effects, Module Compiler results are somewhat optimistic relative to those of other Synopsys tools when the nonlinear timing model is employed. This nonlinear timing model supported by Module Compiler is becoming the industry standard.
Setup and Hold Time Models

Module Compiler supports scalar setup times and ignores hold times entirely. In addition there is some inaccuracy for libraries containing transition-dependent setup times. Because there is only one setup time per path, this effect is not cumulative.

Wire Load Models

The wire load model Module Compiler provides comprises estimates of the load of the unrouted nets in the design as a function of the number of pins or fanouts on the net. Module Compiler estimates the loading based on statistical properties of the place and route tools and on the size of the region in which the design is placed.

Module Compiler supports the Synopsys piecewise linear wire load model. You can select any wire load model used by Module Compiler at any time. However, the design has only one active wire load model at once.

For convenience, Module Compiler defines several pure linear wire load models, which can be used for comparing technology libraries that have inconsistent wire load models.

Wire load names are stored as technology-independent environment variables. To set the wire load model, you need to set the appropriate Module Compiler environment variable. For example, if the wire-load model is ETC_RF and the technology name is My_CMOS, you set the variable as follows:

%mcenv dp_dc_wireload_My_CMOS ETC_RF
This example assumes that you have set the technology name in the Module Compiler environment by entering

```
%menv dp_tech My_CMOS
```

<table>
<thead>
<tr>
<th>Wire load model name</th>
<th>Standard loads/fanout</th>
</tr>
</thead>
<tbody>
<tr>
<td>synlinear0</td>
<td>0</td>
</tr>
<tr>
<td>synlinear1</td>
<td>1</td>
</tr>
<tr>
<td>synlinear2</td>
<td>2</td>
</tr>
<tr>
<td>synlinear2.5</td>
<td>2.5</td>
</tr>
<tr>
<td>synlinear3</td>
<td>3</td>
</tr>
<tr>
<td>synlinear5</td>
<td>5</td>
</tr>
<tr>
<td>synlinear10</td>
<td>10</td>
</tr>
</tbody>
</table>

The wire load model name is stored as a technology-dependent environment variable. When you change technologies, Module Compiler automatically remembers the wire load model you last used.
Derating Model

The derating model provides a method for computing the loading, delay, and resistance effects in the circuit as you change the process, temperature, and voltage from those under which the library data was measured.

The derating model used in Module Compiler is linear for each variable. That is, the actual delay can be computed for any process, voltage, or temperature as follows:

**Equation 7-1 Derating Model**

\[ t(P, V, T) = t(P_0, V_0, T_0) \cdot (1 + K_P(P - P_0)) \cdot (1 + K_V(V - V_0)) \cdot (1 + K_T(T - T_0)) \]

where \( P_0, V_0, \) and \( T_0 \) are the process, voltage, and temperature under which the library data was measured, respectively. Module Compiler supports the independent derating of the rise and fall values of setup time, cell delay, transition delay, and propagation delay. Wire load and pin capacitance are derated by use of the same linear technique.

Do not select the values of \( P, V, \) and \( T \) directly. Instead, select one of the named operating conditions (opconds). Each named opcond corresponds to a value of process, voltage, and temperature.

Like wire load names, the named opconds are stored as technology-dependent environment variables, so you can change technologies without having to reenter the appropriate opcond information. Module Compiler automatically creates the opcond synlibcond, which corresponds to the conditions under which the library data was measured.
Module Compiler currently supports one derating model for the whole library. This means that the same set of scaling factors (k factors in the Synopsys .lib file) is used for derating all components in the library.

If multiple scaling groups are defined in the library, Module Compiler uses the first scaling group to determine the scaling factors. This might cause some inaccuracies in the timing numbers, but the inaccuracies are typically very small.

---

**Resistance Models**

Module Compiler now takes wire resistance into account. You can select from three cases:

- best_case_tree
- worst_case_tree
- balanced_tree

For example, to set the case to balanced_tree, you must set the Module Compiler environment variable as follows:

```
% mcenv dp_treetype balanced_tree
```

If you do not set the wire load model, the default is auto. With this setting, Module Compiler looks at the operating conditions in your library to set the case.
Sequential Models

Module Compiler does not support the state table method of representing sequential elements. If you need to use a library employing this method, contact your Module Compiler applications support representative for a workaround solution.

Required and Recommended Cell Sets

This section covers the required (basic) cell and recommended cell sets for use with Module Compiler. Basic cells are presented first. Then other required and recommended cells are listed, grouped by the type of function being synthesized.

Look in the “Library Report” on page 7-20 to see if a given type of cell is available in the currently loaded technology library. A sample library report is provided at the end of this chapter.

Module Compiler can construct all cells, excluding required cells, as pseudocells if they are not available directly in the vendor's library. It has the ability to build all the appropriate pseudocells. Understandably, properly designed and implemented native cells provide advantages over pseudocells in area, delay, power, and place and route complexity.

Module Compiler builds pseudocells automatically and stores them in a local cache library. Prior to running Module Compiler, you can also prebuild pseudocells to create a read-only global pseudocell library that can be shared by multiple designers. You can find detailed information on how Module Compiler builds pseudocells in “Building Pseudocell Libraries” on page 2-14.
The cell names used are the Module Compiler generic cell library names. The functionality of these cells can be found in the *Module Compiler Reference Manual*.

The following cells are listed by the type of function being synthesized and are prioritized as follows:

- Basic (required) cells
- Should-have cells
- Recommended

These cells are covered in the following tables.

---

**Basic Cells (Required)**

For sequential circuits, Table 7-3 shows the cells that are required for Module Compiler to run.

*Table 7-3  Required Library Cells for Sequential Designs*

<table>
<thead>
<tr>
<th>Basic cell</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>mcgen_inv1a</td>
<td>Inverting internal buffer</td>
</tr>
<tr>
<td>mcgen_nand2a</td>
<td>2-input NAND/AND gate</td>
</tr>
<tr>
<td>mcgen_nor2a</td>
<td>2-input NOR/OR gate</td>
</tr>
<tr>
<td>mcgen_fd1a</td>
<td>D flip-flop</td>
</tr>
</tbody>
</table>

For sequential designs, if the technology library does not have a D flip-flop but does have a scan cell, Module Compiler can use the scan cell instead. For more information, see “Scan Test” on page 6-47.

Chapter 7: Technology Library Support

7-12
For combinational circuits, Table 7-4 shows the cells that are required for Module Compiler to run. Note that the D flip-flop cell is not required.

**Table 7-4  Required Library Cells for Combinational Designs**

<table>
<thead>
<tr>
<th>Basic cell</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>mogen_inv1a</td>
<td>Inverting internal buffer</td>
</tr>
<tr>
<td>mogen_nand2a</td>
<td>2-input NAND/AND gate</td>
</tr>
<tr>
<td>mogen_nor2a</td>
<td>2-input NOR/OR gate</td>
</tr>
</tbody>
</table>

Although you can run Module Compiler with just the cells listed in Table 7-3 and Table 7-4, doing so does not create designs with the best quality of results (QoR).

**Cells Most Libraries Should Have**

In order of priority, after required cells, Table 7-5 shows the cells you should have in your technology library.

**Table 7-5  Cells You Should Have**

<table>
<thead>
<tr>
<th>Cell</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>mogen_mx2a</td>
<td>2:1 MUX</td>
</tr>
<tr>
<td>mogen_mx2d</td>
<td>2:1 MUX, inverting output</td>
</tr>
<tr>
<td>mogen_fd1c</td>
<td>D flip-flop, inverted output</td>
</tr>
<tr>
<td>mogen_fde1c</td>
<td>Enable flip-flop, inverted output</td>
</tr>
<tr>
<td>mogen_xor3a</td>
<td>3-input XOR gate</td>
</tr>
<tr>
<td>mogen_xnor3a</td>
<td>3-input XOR gate</td>
</tr>
<tr>
<td>mogen_ha1a</td>
<td>1-bit half adder</td>
</tr>
</tbody>
</table>
Additional Recommended Cells

In order of priority, after required cells and cells listed in Table 7-5, the cells in Table 7-6 are the next 12 recommended cells.

Table 7-5  Cells You Should Have (Continued)

<table>
<thead>
<tr>
<th>Cell</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>mgen_ha1b</td>
<td>Half adder, active-low carry-in</td>
</tr>
<tr>
<td>mgen_ha2a</td>
<td>Half adder, inverted carry-out</td>
</tr>
<tr>
<td>mgen_hacs1b</td>
<td>1-bit full carry-select half adder, active-low carry-in</td>
</tr>
<tr>
<td>mgen_hacs2a</td>
<td>1-bit full carry-select half adder, inverted carry-out</td>
</tr>
<tr>
<td>mgen_a01f</td>
<td>AND2C into OR2B</td>
</tr>
<tr>
<td>mgen_oa1f</td>
<td>OR2C into AND2B</td>
</tr>
</tbody>
</table>

Table 7-6  Additional Recommended Cells

<table>
<thead>
<tr>
<th>Cell</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>mgen_buf1a</td>
<td>Noninverting internal buffer</td>
</tr>
<tr>
<td>mgen_buf2a</td>
<td>Inverting, noninverting internal buffer</td>
</tr>
<tr>
<td>mgen_fde1a</td>
<td>Enable flip-flop</td>
</tr>
<tr>
<td>mgen_fa1a</td>
<td>1-bit full adder</td>
</tr>
<tr>
<td>mgen_fa1b</td>
<td>1-bit full adder, CI inverted</td>
</tr>
<tr>
<td>mgen_fa2a</td>
<td>1-bit full adder, COUT inverted</td>
</tr>
<tr>
<td>mgen_faccs1b</td>
<td>1-bit full carry-select adder, CI inverted</td>
</tr>
<tr>
<td>mgen_faccs1b</td>
<td>1-bit full carry-select adder, CI inverted</td>
</tr>
<tr>
<td>mgen_faccs2a</td>
<td>1-bit full carry-select adder, COUT inverted</td>
</tr>
</tbody>
</table>
**Inverters**

The following cell is required:

mcgen_inv1a

**Buffers**

The following cells are recommended:

- mcgen_buf1a
- mcgen_buf2a
MUX-Based Multiplexers, Shifters, and Rotators

MUX-based multiplexers, shifters, and rotators can be built with the required basic cells, but for the best results, you should have the following cells:

- mcgen_mx2a
- mcgen_mx2d (2:1 MUX with inverting output)

In addition, the following cells are for building efficient multiplexers:

- mcgen_mx3a
- mcgen_mx4a

Flip-Flops

The following cell is required for synthesizing sequential elements:

mcgen_fd1a—for sreg, preg, and autopipelining without stall

The following cells are recommended for synthesizing sequential elements:

mcgen_fde1a—for ensreg and stall modes

The following inverted versions are cells you should have for minimizing inverters:

- mcgen_fd1c
- mcgen_fde1c
To fully support scan test mode, use

- `mcgen_fdm1a`—when `mcgen_fd1a` is needed
- `mcgen_fdem1a`—when `mcgen_fde1a` is needed

Module Compiler can use cells with both true and inverted outputs to replace `mcgen_fd1a`, `mcgen_fde1a`, `mcgen_fdm1a`, and `mcgen_fdem1a`.

---

**Latches**

The following cells are for synthesizing latches and netlist memories. Equivalent cells with multiple outputs can also be used.

- `mcgen_ld1a`
- `mcgen_ld1b`
- `mcgen_ld1c`

---

**AND-OR Trees**

The following cells are required:

- `mcgen_nand2a`
- `mcgen_nor2a`

Module Compiler can use the following cells when it is building trees based on AND and OR functions.

- `mcgen_and2a` – `mcgen_and8a`
- `mcgen_nand3a` – `mcgen_nand8a`
• mcgen_nor3a – mcgen_nor8a
• mcgen_or2a – mcgen_or8a

XOR Trees
The following cells are recommended:

• mcgen_xor2a
• mcgen_xnor2a
You should have the following cells for building XOR trees:

• mcgen_xor3a
• mcgen_xnor3a

Adder Cells
The following cell is recommended for building any adder structures:

mcgen_fa1a
You should have the following cells for building adder structures:

mcgen_ha1a
The following cells are recommended for building optimized ripple adder types:

• mcgen_fa2a
• mcgen_fa1b
The following cells are recommended for building csa and clsa adder types:

- mcgen_facs2a
- mcgen_facs1b
- mcgen_facs3a
- mcgen_facs4a

The following are cells you should have for getting efficient incrementors and comparators for csa and clsa:

- mcgen_hacs2a
- mcgen_hacs1b
- mcgen_ha2a
- mcgen_ha1b

The following cells are recommended for getting efficient incrementors and comparators for csa and clsa:

- mcgen_facs2a
- mcgen_faccs1b

The following are cells you should have for building cla and fastcla adder types, incrementors, and comparators:

- mcgen_ao1f
- mcgen_oa1f
The following cells are recommended for building Booth multipliers:

- mcgen_mule2a
- mcgen_mulpa1b
- mcgen_mulpa2b

---

**Library Report**

The library report (see Example 7-1) lists the operating conditions, models, and cells. You can see the technology library by choosing Library Report from the View menu. This report has the following sections:

- List of named operating conditions and P, V, T values
- List of wire load models
- List of Module Compiler generic cells and the technology-specific equivalent cells, if any
- List of technology-specific cells mapped to Module Compiler synthesis cells
- List of pseudocells
- List of don’t use cells
- List of untyped cells
- List of equivalent cells

The sections of the library report are discussed after Example 7-1.
Example 7-1 Sample Library Report

Library Report. Internal library name sample_library
Standard Load=0.00200

Operating conditions (PVT)

<table>
<thead>
<tr>
<th>Name</th>
<th>P</th>
<th>V</th>
<th>T</th>
<th>K</th>
</tr>
</thead>
<tbody>
<tr>
<td>synlibcond</td>
<td>1.00</td>
<td>1.62</td>
<td>125.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_125_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>125.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_25_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>25.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_35_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>35.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_45_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>45.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_55_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>55.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_65_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>65.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_75_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>75.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_85_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>85.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_95_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>95.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_105_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>105.00</td>
<td>1.00</td>
</tr>
<tr>
<td>slow_115_1.62</td>
<td>1.00</td>
<td>1.62</td>
<td>115.00</td>
<td>1.00</td>
</tr>
</tbody>
</table>

Wire Load Models

| synlinear0 | synlinear1 | synlinear2 | synlinear2.5 | synlinear3 |
| synlinear5 | synlinear10 | 5KGATES | 10KGATES | 20KGATES |
| 40KGATES | 80KGATES | 160KGATES | 320KGATES | 5KGATES_N |
| 10KGATES | 20KGATES | 40KGATES | 80KGATES | 60KGATES |
| 320KGATES_N |

Generic Cells Maps to

| mcgen_fdmla | fdfm1a15 | TFF | Scan flip-flop |
| mcgen_fdmlc | fdfm1c15 | TIFF | Scan flip-flop, inverted output |
| mcgen_fdemla | fddf1a15 | TENFF | Scan flip-flop with enable |
| mcgen_fdemlc | fddf1c15 | TIENTFF | Scan flip-flop with enable, inverted output |
| mcgen_fde1a | fdef1a15 | ENFF | Enable flip-flop |
| mcgen_fde1c | fdef1c15 | IENFF | Enable flip-flop, inverted output |
| mcgen_fde1d | fdef1d15 | ENIFF | Enable flip-flop, inverted enable |
| mcgen_fd2a | fdf2a15 | CLR_FF | D flip-flop, active-low clear |
| mcgen_fd3a | fdf3a15 | PRE_FF | D flip-flop, active-low preset |
| mcgen_fd4a | fdf4a15 | PRE_CLR_FF | D flip-flop, active-low clear and preset |

Synthesis Cells Area
<table>
<thead>
<tr>
<th>Pseudocells</th>
<th>Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>mc_mcgen_facs2a0</td>
<td>108.00</td>
</tr>
<tr>
<td>mc_mcgen_facs1b0</td>
<td>113.00</td>
</tr>
<tr>
<td>mc_mcgen_facs2a0_1</td>
<td>130.60</td>
</tr>
<tr>
<td>mc_mcgen_facs1b0_1</td>
<td>135.60</td>
</tr>
<tr>
<td>mc_mcgen_mx4a0</td>
<td>77.80</td>
</tr>
<tr>
<td>mc_mcgen_mx2d0</td>
<td>22.60</td>
</tr>
<tr>
<td>mc_mcgen_mx3d0</td>
<td>50.20</td>
</tr>
<tr>
<td>mc_mcgen_ha3a0</td>
<td>35.10</td>
</tr>
<tr>
<td>mc_mcgen_ao1e0</td>
<td>17.50</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Don’t Use Cells</td>
<td>Area</td>
</tr>
<tr>
<td>----------------</td>
<td>-------</td>
</tr>
<tr>
<td>facs1b1</td>
<td>97.80</td>
</tr>
<tr>
<td>facs1b2</td>
<td>97.80</td>
</tr>
<tr>
<td>facs1b3</td>
<td>97.80</td>
</tr>
<tr>
<td>facs2a1</td>
<td>97.80</td>
</tr>
<tr>
<td>facs2a2</td>
<td>95.30</td>
</tr>
<tr>
<td>facs2a3</td>
<td>95.30</td>
</tr>
<tr>
<td>facsf1b1</td>
<td>90.30</td>
</tr>
<tr>
<td>facsf1b2</td>
<td>90.30</td>
</tr>
<tr>
<td>facsf1b3</td>
<td>92.80</td>
</tr>
<tr>
<td>facsf2a1</td>
<td>105.40</td>
</tr>
<tr>
<td>facsf2a2</td>
<td>105.40</td>
</tr>
<tr>
<td>facsf2a3</td>
<td>105.40</td>
</tr>
<tr>
<td>filler</td>
<td>2.50</td>
</tr>
<tr>
<td>pclk1a15</td>
<td>27.60</td>
</tr>
<tr>
<td>pclk1a2</td>
<td>10.00</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Untyped Cells</th>
<th>Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>and2a1</td>
<td>12.50</td>
</tr>
<tr>
<td>and2a2</td>
<td>12.50</td>
</tr>
<tr>
<td>and2a3</td>
<td>12.50</td>
</tr>
<tr>
<td>and2a6</td>
<td>17.60</td>
</tr>
<tr>
<td>and2a9</td>
<td>20.10</td>
</tr>
<tr>
<td>and2b1</td>
<td>12.50</td>
</tr>
<tr>
<td>and2b2</td>
<td>12.50</td>
</tr>
<tr>
<td>and2b3</td>
<td>17.60</td>
</tr>
<tr>
<td>and2b6</td>
<td>20.10</td>
</tr>
<tr>
<td>and2b9</td>
<td>30.10</td>
</tr>
<tr>
<td>and2c1</td>
<td>7.50</td>
</tr>
<tr>
<td>and2c2</td>
<td>10.00</td>
</tr>
<tr>
<td>and2c3</td>
<td>10.00</td>
</tr>
<tr>
<td>and2c6</td>
<td>17.60</td>
</tr>
<tr>
<td>and2c9</td>
<td>25.10</td>
</tr>
<tr>
<td>and3a1</td>
<td>15.10</td>
</tr>
<tr>
<td>and3a2</td>
<td>15.10</td>
</tr>
<tr>
<td>and3a3</td>
<td>17.60</td>
</tr>
<tr>
<td>and3a6</td>
<td>20.10</td>
</tr>
<tr>
<td>and3a9</td>
<td>22.60</td>
</tr>
<tr>
<td>and3b1</td>
<td>22.60</td>
</tr>
<tr>
<td>and3b15</td>
<td>42.70</td>
</tr>
<tr>
<td>and3b2</td>
<td>22.60</td>
</tr>
<tr>
<td>and3b3</td>
<td>22.60</td>
</tr>
<tr>
<td>and3b6</td>
<td>22.60</td>
</tr>
</tbody>
</table>
### Can’t Use Cells

<table>
<thead>
<tr>
<th>Can’t Use Cells</th>
<th>Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>facs1b1</td>
<td>97.80</td>
</tr>
<tr>
<td>facs1b2</td>
<td>97.80</td>
</tr>
<tr>
<td>facs1b3</td>
<td>97.80</td>
</tr>
<tr>
<td>facs2a1</td>
<td>97.80</td>
</tr>
<tr>
<td>facs2a2</td>
<td>95.30</td>
</tr>
<tr>
<td>facs2a3</td>
<td>95.30</td>
</tr>
<tr>
<td>facsf1b1</td>
<td>90.30</td>
</tr>
<tr>
<td>facsf1b2</td>
<td>90.30</td>
</tr>
<tr>
<td>facsf1b3</td>
<td>92.80</td>
</tr>
<tr>
<td>facsf2a1</td>
<td>105.40</td>
</tr>
<tr>
<td>facsf2a2</td>
<td>105.40</td>
</tr>
<tr>
<td>facsf2a3</td>
<td>105.40</td>
</tr>
<tr>
<td>fdef2a1</td>
<td>67.70</td>
</tr>
<tr>
<td>fdef2a15</td>
<td>92.80</td>
</tr>
<tr>
<td>fdef2a2</td>
<td>67.70</td>
</tr>
<tr>
<td>fdef2a3</td>
<td>67.70</td>
</tr>
<tr>
<td>fdef2a6</td>
<td>75.30</td>
</tr>
<tr>
<td>fdef2a9</td>
<td>80.30</td>
</tr>
<tr>
<td>fdef2c1</td>
<td>72.80</td>
</tr>
<tr>
<td>fdef2c15</td>
<td>100.40</td>
</tr>
<tr>
<td>fdef2c2</td>
<td>72.80</td>
</tr>
<tr>
<td>fdef2c3</td>
<td>72.80</td>
</tr>
<tr>
<td>fdef2c6</td>
<td>77.80</td>
</tr>
<tr>
<td>fdef2c9</td>
<td>80.30</td>
</tr>
<tr>
<td>fdef3a1</td>
<td>72.80</td>
</tr>
<tr>
<td>fdef3a15</td>
<td>97.80</td>
</tr>
<tr>
<td>fdef3a2</td>
<td>72.80</td>
</tr>
<tr>
<td>fdef3a3</td>
<td>72.80</td>
</tr>
<tr>
<td>fdef3a6</td>
<td>77.80</td>
</tr>
<tr>
<td>fdef3a9</td>
<td>85.30</td>
</tr>
<tr>
<td>fdesf2a1</td>
<td>85.30</td>
</tr>
<tr>
<td>fdesf2a15</td>
<td>110.40</td>
</tr>
<tr>
<td>fdesf2a2</td>
<td>85.30</td>
</tr>
<tr>
<td>fdesf2a3</td>
<td>85.30</td>
</tr>
<tr>
<td>fdesf2a6</td>
<td>87.80</td>
</tr>
</tbody>
</table>
Library Cell Summary

- 522 VENDOR cells
- 250 GENERIC cells
- 20 PSEUDO cells
- 60 SYN cells
- 27 DONTUSE cells
- 111 CANTUSE cells
- 168 FF cells
- 46 DL cells

Equivalent Cells

- mcgen_ld1b 1df1b1 1df1b15 1df1b2 1df1b3 1df1b6 1df1b9
- mcgen_ld1c
- mcgen_ld1a 1df1a1 1df1a15 1df1a2 1df1a3 1df1a6 1df1a9
- mcgen_ld2b
- mcgen_ld2a 1df2a1 1df2a15 1df2a2 1df2a3 1df2a6 1df2a9
- mcgen_ldm1b 1dfm1b1 1dfm1b15 1dfm1b2 1dfm1b3 1dfm1b6 1dfm1b9
- mcgen_ldm1c
- mcgen_ldm1a 1dfm1a1 1dfm1a15 1dfm1a2 1dfm1a3 1dfm1a6 1dfm1a9
- mcgen_ld4a
- mcgen_ldm2a 1dfm2a1 1dfm2a15 1dfm2a2 1dfm2a3 1dfm2a6 1dfm2a9
- fdf1d1 fdf1d15 fdf1d2 fdf1d3 fdf1d6 fdf1d9
- mcgen_fd1b fdf1b1 fdf1b15 fdf1b2 fdf1b3 fdf1b6 fdf1b9
- mcgen_fd1c fdf1c1 fdf1c15 fdf1c2 fdf1c3 fdf1c6 fdf1c9
- mcgen_fd1a fdf1a1 fdf1a15 fdf1a2 fdf1a3 fdf1a6 fdf1a9
- mcgen_fd6a
- mcgen_fde1c
- mcgen_fjk1a
- mcgen_fde1d
  .
  .
  .
Named Opconds Report Section

Use this section to locate a valid operating condition (opcond) and the values of P, V, and T associated with it. The last column, K, shows the overall delay derating factor.

Wire Load Models Report Section

Use this section to find a valid wire load model name, which you can select in Module Compiler.

Generic Cells Report Section

This section shows how the technology library supplies the functionality of cells defined in the Module Compiler generic library.

- The first column is the name of the Module Compiler generic library element.
- The second column is the name of the corresponding cell in the technology library. If the second column is empty, the Module Compiler generic cell has no equivalent cell in the technology library.
- The third column contains the Module Compiler synthesis cell handle. For example, if the third column contains a name, the generic cell is also a synthesis cell (a target during synthesis). The value of the handle is unimportant. However, it is important, but not required, to have native cells that map to these special synthesis cells.
- The fourth column is the description of the logic function of the generic cell.
Synthesis Cells Report Section
The mapped synthesis cells are listed in this section. The first column is the name of the technology-specific cell. It is followed by the area and then by the synthesis cell handle. Unmapped synthesis cell handles do not appear in this section.

Pseudocells Report Section
This section lists the name and area of any pseudocells that have been loaded. These cells have names with the prefix mc_. Module Compiler creates pseudocells to enrich the library for specific datapath functionality. Pseudocells are normally inserted into the design only during synthesis and are flattened into technology-specific library cells before optimization.

dont_use Cells Report Section
This section shows all cells that have been marked as dont_use in the Synopsys library file or through the Module Compiler property file. Module Compiler does not insert these cells into the design during synthesis or optimization; however, dont_use cells can be instantiated.

Untyped Cells Report Section
This section contains a list of the cells that have no special types. These are “normal” library cells that you can instantiate and that Module Compiler can insert into the design during optimization.
Equivalent Cells Report Section

This section shows cells that are considered logical equivalents by Module Compiler. All cells listed on a single line are equivalent and can be swapped for one another.
In this chapter, you learn how to interpret your results and plan future design modifications from the Module Compiler output files. This chapter has the following sections:

- Module Compiler Output Files
- Naming
- Verilog or VHDL Simulation
- Getting More-Detailed Design Report Information
- Running Design Compiler
- Debugging
- Syntax and Synthesis Errors and Warnings
- Optimization
Module Compiler Output Files

Module Compiler results are grouped in files. You control generation of these files through various options available in Module Compiler Language, the GUI, and the command-line interface.

You can call Design Compiler directly from Module Compiler. This option allows you to take advantage of Design Compiler's additional capabilities. For example, when complex Boolean logic exists on the critical path, Design Compiler can provide significant performance advantages.

The output files produced by Module Compiler are summarized in Table 8-1. The root name of the output is generally the same as the name of the module being synthesized. You can use the `modname` directive to change the root name. See “Naming” on page 8-12 for more information on the significance of names in Module Compiler.

You can enable or disable the generation of individual files by using the following command-line options listed in Table 8-1.
<table>
<thead>
<tr>
<th>File</th>
<th>Default file name</th>
<th>Command-line option</th>
<th>Contains</th>
</tr>
</thead>
<tbody>
<tr>
<td>Log</td>
<td></td>
<td>-l name</td>
<td>Runtime status of Module Compiler and design statistics; the default is standard output (-)</td>
</tr>
<tr>
<td>Design report</td>
<td>module.report</td>
<td>-r +</td>
<td></td>
</tr>
<tr>
<td>Behavioral model</td>
<td>module.bvrl</td>
<td>-b +</td>
<td></td>
</tr>
<tr>
<td>Verilog structural model</td>
<td>module.vrl</td>
<td>-v +</td>
<td></td>
</tr>
<tr>
<td>EDIF structural model</td>
<td>module.edif</td>
<td>NA</td>
<td>EDIF structural netlist</td>
</tr>
<tr>
<td>Table</td>
<td>table</td>
<td>-t name</td>
<td>Running summary of design statistics</td>
</tr>
<tr>
<td>Design Compiler report</td>
<td>module.dc.rep</td>
<td>NA</td>
<td>Design Compiler report file</td>
</tr>
<tr>
<td>Design Compiler output netlist</td>
<td>module.dc.vrl</td>
<td>NA</td>
<td>Verilog netlist generated by Design Compiler</td>
</tr>
<tr>
<td>Library report</td>
<td>technology.rep</td>
<td>NA</td>
<td>Summary of vendor's technology library</td>
</tr>
</tbody>
</table>
Log File

The log file contains the runtime status of Module Compiler. It also contains errors, warnings, and a progress report pertaining to the commands processed by Module Compiler for a session.

You can use the following command-line options to obtain log file information and control its format:

- \(-m\), which specifies the reporting mode.
  - To print additional information, use \(-m\) verbose
  - To print terser information, use \(-m\) normal
  - To print summary information for debugging purposes, use \(-m\) debug
- \(-l\), which outputs log file information to a named file or to the screen as standard output (useful when you’re not in graphical mode).
  - To specify a file name, use \(-l\) file_name
  - To specify standard output, use \(-l\) -
- \(-\text{logmode}\), which specifies a log file mode.
  - To start a new file, use \(-\text{logmode}\) w
  - To append information to an existing file, use \(-\text{logmode}\) a

The synthesis status is reported in one of two ways, depending on the setting of the \(-m\) command-line option. In verbose mode, all operands except shift registers generate one-line summaries as they are synthesized. In addition, the code from the input file is displayed
as it is processed. A summary of the design and of each group is output before final logic optimization. In normal mode, each operand produces one dot (.)

The summary shows area and timing values, providing the name of each group or design, the number of instances, the number of flip-flops, the total area, the maximum final delay (delay at the outputs for the design or the last pipeline stage for groups), the largest internal delay, and the latency. For cell-based-array (CBA) libraries, the compute-to-drive ratio is also provided.

Any overloaded nets found before optimization are also noted in the information messages if verbose mode is selected. If the overloaded nets appear on critical paths, you can use this information to correct problems during synthesis rather than having the optimizer correct the problems.

During optimization, the log contains a progress report indicating the current critical path delay (the delay of the net endpoint with the least slack), the slack, the number of instances, and the area. For CBA libraries, the compute-to-drive ratio is included. The optimization step being performed is identified, followed by the number of instances changed in the step and the net change in the number of instances and sections. Finally, the group containing the critical path is identified.

When there are multiple timing groups, it is important to observe the slack rather than the delay, because the delay values might not be comparable. Example 8-17 shows the optimization log for a fairly complex design.

After optimization, a final group and design summary is provided, in the same format as the preoptimization report. Note that the internal delay is the delay for the net within the group or design that has the
minimum slack. This is slightly different from the data provided during optimization, which shows only path endpoints. Example 8-1 shows the design summary for a complex design with a CBA library.

Note:
The Power field is not available, starting with release 2001.08. Use Power Compiler to optimize for power.

Example 8-1  Design Summary

<table>
<thead>
<tr>
<th>GROUP</th>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>LATENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>name</td>
<td>final internal</td>
<td>ff</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>-----------------</td>
<td>-----</td>
</tr>
<tr>
<td>LPF</td>
<td>0.2</td>
<td>3.0</td>
<td>2933</td>
</tr>
<tr>
<td>clipper</td>
<td>0.0</td>
<td>1.8</td>
<td>28</td>
</tr>
<tr>
<td>downsample</td>
<td>0.0</td>
<td>0.0</td>
<td>38</td>
</tr>
<tr>
<td>dqm</td>
<td>2.0</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>misc</td>
<td>0.0</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>mult</td>
<td>0.0</td>
<td>3.0</td>
<td>2851</td>
</tr>
<tr>
<td>qbpf</td>
<td>0.0</td>
<td>3.0</td>
<td>2442</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>*</td>
<td>2.0</td>
<td>3.0</td>
<td>8292</td>
</tr>
</tbody>
</table>

Design: demodulator

Number of instances: 64379
Number of ff: 8292
Number of nets: 67292
Number of pins: 217314
pin/net ratio: 3.2
Area: 546221
Longest final path (nS): 0.20
Longest internal path (nS): 3.04
Latency: 0

The summary reports the critical path from the end to the beginning. Example 8-2 offers an example for another design.
Example 8-2 Another Critical Path Summary Report

Critical Path Summary ...
Path Ends at: Z_1_[62] Z[62]
Endpoint is in group: misc, slack: -8.736, delay goal: 0.001
delta delay rise fall load gload pins
setup: 0.00 8.74 8.65 8.74

<table>
<thead>
<tr>
<th>Group</th>
<th>Signal</th>
<th>Bit</th>
<th>Inst</th>
<th>Cell</th>
<th>In_Pin</th>
<th>Out_Pin</th>
<th>Net</th>
</tr>
</thead>
<tbody>
<tr>
<td>Z_1_[62]</td>
<td>I2323/EN3P(C-&gt;Z)</td>
<td>N2450</td>
<td>0.60</td>
<td>8.74</td>
<td>8.65</td>
<td>8.74</td>
<td>4.3</td>
</tr>
<tr>
<td>Z_1_[62]</td>
<td>I2255/A06P(A-&gt;Z)</td>
<td>N2382</td>
<td>0.34</td>
<td>8.14</td>
<td>8.13</td>
<td>7.62</td>
<td>2.6</td>
</tr>
<tr>
<td>Z_1_[30]</td>
<td>I2125/A07P(A-&gt;Z)</td>
<td>N2252</td>
<td>0.59</td>
<td>7.80</td>
<td>7.30</td>
<td>7.80</td>
<td>6.4</td>
</tr>
<tr>
<td>Z_1_[14]</td>
<td>I1963/A06P(A-&gt;Z)</td>
<td>N2090</td>
<td>0.85</td>
<td>7.20</td>
<td>7.21</td>
<td>6.86</td>
<td>12.8</td>
</tr>
<tr>
<td>Z_1_[6]</td>
<td>I1817/A07P(C-&gt;Z)</td>
<td>N1944</td>
<td>0.65</td>
<td>6.36</td>
<td>6.12</td>
<td>6.36</td>
<td>12.8</td>
</tr>
<tr>
<td>Z_1_[6]</td>
<td>I1687/A06P(C-&gt;Z)</td>
<td>N1814</td>
<td>0.50</td>
<td>5.71</td>
<td>5.71</td>
<td>5.46</td>
<td>6.4</td>
</tr>
<tr>
<td>Z_1_[6]</td>
<td>I1557/A07P(B-&gt;Z)</td>
<td>N1684</td>
<td>0.51</td>
<td>5.21</td>
<td>4.81</td>
<td>5.21</td>
<td>6.4</td>
</tr>
<tr>
<td>Z_1_[5]</td>
<td>I1428/NR2P(A-&gt;Z)</td>
<td>N1555</td>
<td>0.55</td>
<td>4.70</td>
<td>4.70</td>
<td>4.41</td>
<td>9.4</td>
</tr>
<tr>
<td>Z_1_[5]</td>
<td>I1299/FAlAP(CI-&gt;S)</td>
<td>N1309</td>
<td>1.02</td>
<td>4.16</td>
<td>4.06</td>
<td>4.16</td>
<td>8.6</td>
</tr>
<tr>
<td>Shift[5]</td>
<td>I1229/MUX21LP(A-&gt;Z)</td>
<td>N1229</td>
<td>0.22</td>
<td>3.14</td>
<td>3.14</td>
<td>3.11</td>
<td>2.6</td>
</tr>
<tr>
<td>Shift[6]</td>
<td>I1162/MUX21LP(B-&gt;Z)</td>
<td>N1162</td>
<td>0.41</td>
<td>2.92</td>
<td>2.85</td>
<td>2.92</td>
<td>10.9</td>
</tr>
<tr>
<td>Shift[6]</td>
<td>I1096/MUX21LP(A-&gt;Z)</td>
<td>N1096</td>
<td>0.31</td>
<td>2.51</td>
<td>2.51</td>
<td>2.53</td>
<td>10.9</td>
</tr>
<tr>
<td>Shift[10]</td>
<td>I1026/MUX21LP(A-&gt;Z)</td>
<td>N1026</td>
<td>0.40</td>
<td>2.20</td>
<td>2.13</td>
<td>2.20</td>
<td>10.9</td>
</tr>
<tr>
<td>Shift[18]</td>
<td>I968/MUX21LP(A-&gt;Z)</td>
<td>N968</td>
<td>0.39</td>
<td>1.80</td>
<td>1.80</td>
<td>1.82</td>
<td>10.9</td>
</tr>
<tr>
<td>Shift[34]</td>
<td>I889/ND2P(B-&gt;Z)</td>
<td>N889</td>
<td>0.44</td>
<td>1.40</td>
<td>1.35</td>
<td>1.40</td>
<td>10.9</td>
</tr>
<tr>
<td>Shift_out_1[34]</td>
<td>I821/FD1QP(CP-&gt;Q)</td>
<td>N821</td>
<td>0.97</td>
<td>0.97</td>
<td>0.97</td>
<td>1.00</td>
<td>8.7</td>
</tr>
<tr>
<td>CLK</td>
<td>0.00</td>
<td>0.00</td>
<td>0.00</td>
<td>0.00</td>
<td>684.9</td>
<td>288</td>
<td>321</td>
</tr>
</tbody>
</table>

The format for the critical path summary net names is as follows:

*group*/signal[bit]/inst/cell/(in_pin->out_pin)/net

If more than one group exists in your design, *group* is printed first in the net name; otherwise, *group* does not appear in the report.

The column definitions for the critical path summary appear in Table 8-2.

Table 8-2 Columns in the Design-Critical Path Report

<table>
<thead>
<tr>
<th>Column name</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>delta</td>
<td>The change in the critical path delay to this net</td>
</tr>
<tr>
<td>delay</td>
<td>The delay of the critical path at this net</td>
</tr>
<tr>
<td>rise</td>
<td>The rise delay at this net</td>
</tr>
</tbody>
</table>
Verilog Behavioral File

A simulatable Verilog HDL behavioral model provides a quick way to check the network description. No continuous time delays are modeled, but all cycle delays, including those created by automatic pipelining, are modeled accurately. The behavioral model and gate-level netlist match, cycle by cycle, except for a few details.

Verilog Netlist

The Verilog gate-level netlist matches the behavioral model, cycle by cycle. The netlist can be used to simulate the design with pre- and post-layout delay annotation and to integrate the Module Compiler output with the rest of the design.

Time-Scale Setting

Enhancements made to the Module Compiler environment variables \texttt{dp\_verilog\_vhdl\_time\_unit} and \texttt{dp\_verilog\_sim\_resolution} provide better control of the time-scale directive, which affects the RTL and the netlist generated by Module Compiler. Figure 8-1 shows the two time-scale units.

---

<table>
<thead>
<tr>
<th>Column name</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>fall</td>
<td>The fall delay at this net</td>
</tr>
<tr>
<td>load</td>
<td>The total load on the net (gload plus wire load)</td>
</tr>
<tr>
<td>gload</td>
<td>The total gate input loading on the net</td>
</tr>
<tr>
<td>pins</td>
<td>The total number of pins on the net</td>
</tr>
</tbody>
</table>

---

Table 8-2  Columns in the Design-Critical Path Report (Continued)
**dp_verilog_vhdl_time_unit**

The allowed values for `dp_verilog_vhdl_time_unit` (which controls the reference unit of the time scale) are as follows:

- Positive nonzero digit with a time unit (10 ps). This is the recommended usage, because you explicitly declare a number and a time unit, which avoids ambiguity.

- A unit (such as ns or ps) in which Module Compiler adds a 1 before the time unit. This usage is provided for backward compatibility and is not recommended.

The invalid values for `dp_verilog_vhdl_time_unit` are as follows:

- Any number that is not followed by a unit.

For example, when you input

```
dp_verilog_vhdl_time_unit 1
```

you get the following error message:

```
MC variable error: Invalid value '1' for the MC variable 'dp_verilog_vhdl_time_unit'. Valid values are an optional 1, 10, or 100 followed by a unit (s, ms, us, ns, ps, or fs), e.g., ns, 10ns (recommended form). Please correct the value using the program mcenv.
ERROR 2
```
• A negative digit or a 0, which causes the same nonfatal Module Compiler variable error.

**dp_verilog_sim_resolution**

The allowed values for `dp_verilog_sim_resolution` (which controls the precision part of the time scale) are as follows:

• Positive nonzero digit with a time unit (10 ps). This is the recommended usage, because you explicitly declare a number and a time unit, which avoids ambiguity.

• Positive nonzero digit, in which Module Compiler automatically uses ps as the unit. This usage is provided for backward compatibility.

The invalid values for `dp_verilog_sim_resolution` are as follows:

• A time unit (such as ps) without a preceding digit. This implies a time scale of 1 ns/ps, which results in the nonfatal error Module Compiler variable error shown below:

  Module Compiler variable error: Invalid value 'ps' for the Module Compiler variable 'dp_verilog_sim_resolution'. Valid values are 1, 10, or 100 followed by an optional unit (s, ms, us, ns, ps, or fs), e.g., 10, 10ps (recommended form). Please correct the value using the mcenv command.

• Zero. This causes the same nonfatal Module Compiler variable error.

• A negative digit (< 0) causes Module Compiler not to print the time scale. Therefore, if you do not want the time scale statement to appear in Module Compiler output RTL and the netlist, you can set this variable to a negative value.
EDIF Gate-Level Netlist File

This file is equivalent to the Verilog gate-level netlist, except that it utilizes EDIF syntax and the internal operands are not accessible. Instance names in the EDIF file match those in the Verilog file.

Table File

The table file contains a running summary of all designs, for quick comparison. Each design has one line in the file. That line contains the design name, critical path delay (ns for the net with the minimum slack), latency, and parameters (if any). Example 8-3 shows the table format.

Note:

   The power field is not available, starting with release 2001.08. Use Power Compiler to optimize for power.

Example 8-3  Table File Format

<table>
<thead>
<tr>
<th>design name</th>
<th>area</th>
<th>crit path delay</th>
<th>latency</th>
<th>parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>video</td>
<td>136769</td>
<td>4.22</td>
<td>0</td>
<td>taps=23</td>
</tr>
<tr>
<td>video</td>
<td>131031</td>
<td>4.19</td>
<td>0</td>
<td>taps=22</td>
</tr>
<tr>
<td>video</td>
<td>119660</td>
<td>4.18</td>
<td>0</td>
<td>taps=20</td>
</tr>
</tbody>
</table>

The GUI displays the last line (the most recent design) at the top of the window.
Design Compiler Report and Netlist

The Design Compiler Report and netlist files are generated by Design Compiler. See the Design Compiler documentation for details about them.

Naming

Module Compiler allows you to control the naming of nets, wires, and instances. If you do not provide names, Module Compiler creates the names, following certain guidelines. The following sections describe how to control names and, in case you do not provide names, how Module Compiler creates names for you.

Note:

The following sections refer to Sim Debug Mode and Use Group Names, which are on the Synthesis menu and the Reports menu, respectively.

Instance Names

You can use instance names to enhance debugging and to guide the floorplanning of soft cells by providing groups of instances with a common prefix. Instance names are in one of the four formats shown in Table 8-3, depending on the status of Sim Debug Mode and Use Group Names.

You can enable Sim Debug Mode from the GUI (Reports menu) or by setting the Module Compiler environment variable \texttt{dp\_debugsim} to plus (+). Similarly, you can enable Use Group Names from the GUI (Synthesis menu) or by setting the Module Compiler environment variable \texttt{dp\_longname} to plus (+).
When you enable Sim Debug Mode or Use Group Names, Module Compiler creates long instance names. Therefore, it is recommended that before making the final netlist, you turn off both Sim Debug Mode and Use Group Names.

**Table 8-3  Instance Name Formats**

<table>
<thead>
<tr>
<th>Sim Debug Mode</th>
<th>Use Group Names</th>
<th>Instance name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enabled</td>
<td>Enabled</td>
<td>( \text{group_name_op_name_bit_position_cell_name_unique_number} )</td>
</tr>
<tr>
<td>Disabled</td>
<td>Enabled</td>
<td>( \text{group_name_unique_number} )</td>
</tr>
<tr>
<td>Enabled</td>
<td>Disabled</td>
<td>( \text{op_name_bit_position_cell_name_unique_number} )</td>
</tr>
<tr>
<td>Disabled</td>
<td>Disabled</td>
<td>( \text{unique_number} )</td>
</tr>
</tbody>
</table>

**Figure 8-2** shows how instance names are generated.

**Figure 8-2  Instance Name Example**

Instances can be identified in all modes by \( \text{unique\_number} \).

You can use *op\_name* and *bit\_position* to identify or group instances belonging to a particular operand or to a particular bit of an operand and to place these instances together. Optionally, the name can be extended to include the group name, as shown in **Table 8-3**.
Using short names (Sim Debug Mode disabled) is recommended when you are preparing your design for place and route.

To generate instance names in lowercase, use the dp_lowercase_inst_name environment variable. Instance names in gate-level netlists begin with a capital letter "I" by default. Module Compiler uses lowercase when you set the dp_lowercase_inst_name variable to plus (+).

---

**Net Names**

Net names have formats similar to those of instance names. The formats are shown in Table 8-4.

**Table 8-4  Net Name Formats**

<table>
<thead>
<tr>
<th>Sim Debug Mode</th>
<th>Use Group Names</th>
<th>Instance name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enabled</td>
<td>Enabled</td>
<td>N_instance_name_Nunique_number</td>
</tr>
<tr>
<td>Disabled</td>
<td>Enabled</td>
<td>N_group_name_Nunique_number</td>
</tr>
<tr>
<td>Enabled</td>
<td>Disabled</td>
<td>N_instance_name_Nunique_number</td>
</tr>
<tr>
<td>Disabled</td>
<td>Disabled</td>
<td>Nunique_number</td>
</tr>
</tbody>
</table>

In Table 8-4, instance\_name is an instance name that has been generated with the formats in Table 8-3.

Nets can be identified in all modes by Nunique\_number.
To generate net names in lowercase, use the `dp_lowercase_net_name` environment variable. Net names in gate-level netlists begin with a capital letter "N" by default. Module Compiler uses lowercase when you set the `dp_lowercase_net_name` variable to plus (+).

---

**Wire Names**

Module Compiler creates unique names for all wires in the design as the hierarchy is flattened and whenever temporary operands are created. In all cases, signals that Module Compiler creates have names that end with "_". User-defined signal names must not end with "_".

Specifically, Module Compiler creates new signal names as follows:

- **Module outputs**
  
  These signals are referred to by a local name. At the end of synthesis, Module Compiler assigns the local named variable to the module output.

  The local name is of the form
  
  `name_integer_`

  where `name` is the name of the output as declared and `integer` is an integer quantity.

- **Temporary variables created to compute an expression**

  The local name is of the form
  
  `name_integer_`
where \textit{name} is the name of the signal on the left side of the statement containing the expression. If the expression is an argument to a function—for example, \textit{sat(A+B, \ldots)}—the local name is the first signal argument to the function.

- Wires created inside a function

You refer to these signals by using a local name. The local name is of the form 
\textit{basename\_name\_integer}

where \textit{name} is the name of the wire as declared and \textit{integer} is a unique attachment that is created only if \textit{basename\_name} already exists.

\textit{basename} is created under the following rules:

- Use the name of the function instance, if it is provided according to the function-calling conventions.

- Otherwise, use the name of the first output of the function if it is declared before the wire statement that leads to the creation of the name.

- Otherwise, use the name of the first signal argument to the function.

- Otherwise, use the string temp.

- Function inputs and outputs

All function inputs and outputs are named \textit{basename\_pin\_name}.
• Temporary variables created at function boundaries to perform conversion between mismatching parameter widths and/or formats

Temporary variables are named basename_paramname_, where basename is determined as described above and paramname is the name of the parameter inside the function.

The naming of temporary variables used as function outputs (and therefore as base names for wires inside a function) can be complicated. However, the generated names are consistent with the above rules.

For instance,

A = fnX(B) + fnY(C)

leads to two function calls: fnX(A_5_, B) and fnY(A_6_, C). The wires declared inside fnX and fnY are named after A_5_ and A_6_ or the root name A, which is the same as the left side of this expression.

Controlling Names

To control all names in Module Compiler, you must provide all functions with instance names. If you do not do this, Module Compiler generates names for you and you lose control of naming.

Example 8-4 shows how function wires and I/Os are named.

Example 8-4  Wire and I/O Names Inside a Function

function func2 (H,I,J);
  input I,J;
H=K+J;
endfunction

function func1 (Z,X,Y);
    input X,Y;
    output Z;
    wire [11] Q1;
    func2 myname2(Q1,Y,X);
    Z=2*Q-Q1;
endfunction

module mod (D,A,B);
    input [8] A,B;
    wire [9] E,F;
    E=func1(A,B);
    func1 myname(F,B,A);
    G=E^F;
    D=G;
endmodule

Note that func1 in Example 8-4 is called both with and without an instance name from module mod. The following are the available hierarchical names:

mod/A = A
mod/B = B
mod/D = D
mod/E = E
mod/F = F
mod/G = G
mod/E/X = E_X_ = A
mod/E/Y = E_Y_ = B
mod/E/Q = E_Q
mod/E/Q1 = E_Q1
mod/E/Z = E_Z_ = E
mod/E/myname2/I = E_myname2_I_ = B
mod/E/myname2/J = E_myname2_J_ = A
mod/E/myname2/K = E_myname2_K_
In the previous list, each hierarchical name is translated simply and predictably. To flatten hierarchy, you use the underscore (_). character rather than the dot (.) character.

The next section discusses Module Compiler support of Design Compiler register names. It covers the process of enabling Design Compiler register naming, gives examples of Module Compiler code, and covers known limitations of using Design Compiler register names with Module Compiler.

---

**Design Compiler Register Naming Style**

You can use the Design Compiler register naming convention rather than the Module Compiler convention. Design Compiler writes the register name in the netlist as follows:

\variable_name\_reg[n] (for Verilog format) and \variable_name\_reg_n_label (for VHDL format), where n is the bit position.

By default, Module Compiler prefixes register instance names with Iunique_number (for example, IO, I1, I2, ...).
This naming scheme can make it difficult to differentiate registers or other gates from their instance names. By using the Design Compiler register naming convention, you might be able to improve your formal verification flow, because you can more easily identify match points between the RTL and the gate-level netlist.

You enable the Design Compiler register naming convention described in the next section, “Enabling Design Compiler Register Naming Style.”

**Enabling Design Compiler Register Naming Style**

To enable Design Compiler register naming support, you modify the mc.env file. Using a text editor such as vi or EMACS, add the following line to the mc.env file:

```plaintext
dp_dc_style_reg_name +
```

Alternatively, you can enter at the UNIX prompt

```plaintext
% mcenv dp_dc_style_reg_name +
```

This command enters the variable and its settings into the mc.env file. The default for `dp_dc_style_reg_name` is minus (-), meaning that Design Compiler register naming will not be used.

**Examples**

In each of the following examples, you are first shown the Module Compiler Language sample, followed by the resulting behavioral RTL file and gate-level netlist samples generated by Module Compiler with register naming (shown in Verilog and VHDL format).
Example 8-5  z Is an Output

For the following Module Compiler Language, where z is a module output

```verilog
module dc_name_test (a,b,z);
  input [1] a,b;
  output [1] z = sreg(a);
endmodule
```

the behavioral Verilog file is

```verilog
wire dpa_zero, dpa_one, z_out__0;
reg z_out__1;
wire z_out_, z_1__;
assign z_out__0 = a;
always @(posedge CLK) begin
  z_out__1 <= #1 z_out__0;
end
assign z_out_ = z_out__1;
assign z_1__ = z_out__;
assign z = z_1__;
```

the Verilog gate-level netlist is

```verilog
/* Operand: z_out__1 */
FD1QP \z_reg[0] (.D(a), .CP(CLK),.Q(N3));
assign z = N3;
```
the behavioral VHDL file is

```vhdl
z_out_0 <= a;
process(CLK)
begin
    if (CLK'event and CLK = '1') then
        z_out_1 <= z_out_0 after 1 ns;
    end if;
end process;

z_out <= z_out_1;

z_1_dpa <= z_out;

z <= z_1_dpa;
```

the VHDL gate-level netlist is

```vhdl
z_reg_0_label : FD1QP
    port map( D => a, CP => CLK, Q => N3 );
    z <= N3;
```

**Example 8-6  z Is Not an Output**

For the following Module Compiler Language, where z is not a module output:

```vhdl
module dc_name_test (a,b,qout);
    input [1] a,b;
    wire [1] z = sreg(a);
    output [1] qout =z;
endmodule
```
the behavioral Verilog file is

wire dpa_zero, dpa_one, z_out__0;
reg z_out__1;
wire z_out__, z, qout_2__;
assign z_out__0 = a;
always @(posedge CLK) begin
  z_out__1 <= #1 z_out__0;
end
assign z_out__ = z_out__1;
assign z = z_out__;
assign qout_2__ = (z);
assign qout = qout_2__;

the Verilog gate-level netlist is

/* Operand: z_out__1 */
FD1QP \z_reg[0] ( .D(a), .CP(CLK), .Q(N3) );
assign qout = N3;

the behavioral VHDL file is

FUNCTION dpa_extx(ARG: STD_LOGIC_VECTOR; SIZE: INTEGER) return
STD_LOGIC_VECTOR is
  constant msb: INTEGER := dpa_min(ARG'length, SIZE) - 1;
  subtype rtype is STD_LOGIC_VECTOR (SIZE-1 downto 0);
  variable new_bounds : STD_LOGIC_VECTOR (ARG'length-1 downto 0);
  variable result: rtype;
beginn
  new_bounds := ARG;
  result := rtype'(others => '0');
  result(msb downto 0) := new_bounds(msb downto 0);
  return result;
end;

FUNCTION dpa_getLSB(ARG: STD_LOGIC_VECTOR) return STD_LOGIC is
  constant lsb: INTEGER := ARG'low(1);
begin
  return ARG(lsb);
end;
z_out_0 <= a;
process(CLK)
begin
  if (CLK'event and CLK = '1') then
    z_out_1 <= z_out_0 after 1 ns;
  end if;
end process;

z_out <= z_out_1;

z <= z_out;

qout_2_dpa <= dpa_getLSB(dpa_extx(conv_std_logic_vector(z, 1),1));
qout <= qout_2_dpa;

the VHDL gate-level netlist is

-- Operand: z_out_1
  z_reg_0_label : FD1QP
    port map( D => a, CP => CLK, Q => N3 );
qout <= N3;

Example 8-7  z is a Bus

For the following Module Compiler Language, where z is a bus:

module dc_name_test (a,b,z);
input [10] a,b;
output [10] z = sreg(a);
endmodule
the behavioral Verilog file is

wire [10] z_out__0;
reg [10] z_out__1;
wire [10] z_out_, z_1_;
assign z_out__0 = a[10];
always @(posedge CLK) begin
    z_out__1 <= #1 z_out__0;
end
assign z_out_ = z_out__1;
assign z_1_ = z_out_[10];
assign z = z_1_[10];

the Verilog gate-level netlist is

FD1QP \z_reg[0] ( .D(a[0]), .CP(CLK), .Q(N3) );
FD1QP \z_reg[1] ( .D(a[1]), .CP(CLK), .Q(N4) );
FD1QP \z_reg[2] ( .D(a[2]), .CP(CLK), .Q(N5) );
FD1QP \z_reg[3] ( .D(a[3]), .CP(CLK), .Q(N6) );
FD1QP \z_reg[4] ( .D(a[4]), .CP(CLK), .Q(N7) );
FD1QP \z_reg[5] ( .D(a[5]), .CP(CLK), .Q(N8) );
FD1QP \z_reg[6] ( .D(a[6]), .CP(CLK), .Q(N9) );
FD1QP \z_reg[7] ( .D(a[7]), .CP(CLK), .Q(N10) );
FD1QP \z_reg[8] ( .D(a[8]), .CP(CLK), .Q(N11) );
FD1QP \z_reg[9] ( .D(a[9]), .CP(CLK), .Q(N12) );
assign z[0] = N3;

the behavioral VHDL file is

z_out_0 <= a(9 downto 0);
process(CLK)
begin
    if (CLK'event and CLK = '1') then
        z_out_1 <= z_out_0 after 1 ns;
    end if;
end process;
z_out <= z_out_1;

z_1_dpa <= z_out(9 downto 0);
z <= z_1_dpa(9 downto 0);
the VHDL gate-level netlist is

-- Operand: z_out_1
  z_reg_0_label : FD1QP
    port map( D => a(0), CP => CLK, Q => N3 );
  z_reg_1_label : FD1QP
    port map( D => a(1), CP => CLK, Q => N4 );
  z_reg_2_label : FD1QP
    port map( D => a(2), CP => CLK, Q => N5 );
  z_reg_3_label : FD1QP
    port map( D => a(3), CP => CLK, Q => N6 );
  z_reg_4_label : FD1QP
    port map( D => a(4), CP => CLK, Q => N7 );
  z_reg_5_label : FD1QP
    port map( D => a(5), CP => CLK, Q => N8 );
  z_reg_6_label : FD1QP
    port map( D => a(6), CP => CLK, Q => N9 );
  z_reg_7_label : FD1QP
    port map( D => a(7), CP => CLK, Q => N10 );
  z_reg_8_label : FD1QP
    port map( D => a(8), CP => CLK, Q => N11 );
  z_reg_9_label : FD1QP
    port map( D => a(9), CP => CLK, Q => N12 );

  z(0) <= N3;
z(1) <= N4;
z(2) <= N5;
z(3) <= N6;
z(4) <= N7;
z(5) <= N8;
z(6) <= N9;
z(7) <= N10;
z(8) <= N11;
z(9) <= N12;
Example 8-8  z Has More Than One Stage

For the following Module Compiler Language, where z has more than one stage:

module dc_name_test (a,b,z);
input [1] a,b;
output [1] z = sreg(a,4);
endmodule

the behavioral Verilog file is

reg  z_out__1, z_out__2, z_out__3, z_out__4;
wire  z_out_, z_1_;
assign z_out__0  = a;
always @(posedge CLK) begin
  z_out__4 <= #1 z_out__3;
  z_out__3 <= #1 z_out__2;
  z_out__2 <= #1 z_out__1;
  z_out__1 <= #1 z_out__0;
end
assign z_out_= z_out__4;
assign z_1_ = z_out_;
assign z = z_1_;

the Verilog gate-level netlist is

/* Operand: z_out__1 */
FD1QP \z__1_reg[0] ( .D(a), .CP(CLK), .Q(N3) );
/* Operand: z_out__2 */
FD1QP \z__2_reg[0] ( .D(N3), .CP(CLK), .Q(N4) );
/* Operand: z_out__3 */
FD1QP \z__3_reg[0] ( .D(N4), .CP(CLK), .Q(N5) );
/* Operand: z_out__4 */
FD1QP \z__4_reg[0] ( .D(N5), .CP(CLK), .Q(N6) );
assign z = N6;
endmodule
the behavioral VHDL file is

```vhdl
z_out_0 <= a;
process(CLK)
begin
    if (CLK'event and CLK = '1') then
        z_out_4 <= z_out_3 after 1 ns;
        z_out_3 <= z_out_2 after 1 ns;
        z_out_2 <= z_out_1 after 1 ns;
        z_out_1 <= z_out_0 after 1 ns;
    end if;
end process;
z_out <= z_out_4;
```

```vhdl
z_1_dpa <= z_out;
z <= z_1_dpa;
```

the VHDL gate-level netlist is

```vhdl
-- Operand: z_out_1
z_1_reg_0_label : FD1QP
    port map( D => a, CP => CLK, Q => N3 );

-- Operand: z_out_2
z_2_reg_0_label : FD1QP
    port map( D => N3, CP => CLK, Q => N4 );

-- Operand: z_out_3
z_3_reg_0_label : FD1QP
    port map( D => N4, CP => CLK, Q => N5 );

-- Operand: z_out_4
z_4_reg_0_label : FD1QP
    port map( D => N5, CP => CLK, Q => N6 );
z <= N6;
```
Issues Affecting Register Names

Both Sim Debug Mode and Use Group Names have an impact on the register instance names.

Even if you have enabled Design Compiler register naming, enabling Sim Debug Mode or Use Group Names disables Design Compiler register naming.

Table 8-5 shows the resulting Verilog register instance name for various implementations of the Sim Debug Mode and Use Group Names.

<table>
<thead>
<tr>
<th>dp_dc_style_reg_name</th>
<th>Sim Debug Mode</th>
<th>Use Group Names</th>
<th>Instance name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enabled</td>
<td>Disabled</td>
<td>Disabled</td>
<td>variable_name_reg[bit_number]</td>
</tr>
<tr>
<td>Enabled</td>
<td>Disabled</td>
<td>Disabled</td>
<td>variable_name_reg_[bit_number]_label</td>
</tr>
<tr>
<td>(Default)</td>
<td>Disabled</td>
<td>Disabled</td>
<td>unique_number</td>
</tr>
<tr>
<td>Enabled or Disabled</td>
<td>Enabled</td>
<td>Enabled</td>
<td>group_name_op_name_bit_position_cell_name_unique_number</td>
</tr>
<tr>
<td>Enabled or Disabled</td>
<td>Disabled</td>
<td>Enabled</td>
<td>group_name_unique_number</td>
</tr>
<tr>
<td>Enabled or Disabled</td>
<td>Enabled</td>
<td>Disabled</td>
<td>op_name_bit_position_cell_name_unique_number</td>
</tr>
</tbody>
</table>
Pipelining

The instance name of the registers coming from the pipeline portion of the design are named for Verilog and VHDL as follows:

If $dp_{dc\_style\_reg\_name}$ is plus (+) and both $dp_{debugsim}$ (Sim Debug Mode) and $dp_{longname}$ (Use Group Names) are minus (-), the instance name is $P_{unique\_number\_stage\_stage\_number}$. This convention is seen in Example 8-9.

Example 8-9  Pipelining Example

```vhdl
//Module Compiler Language
module dc_name_test (a,b,z);
directive(delay = 2000, pipeline= "on");
input [4] a,b;
output [8] z = a*b;
endmodule

//A Portion of Verilog RTL
assign z_1_ = (a[4]*b[4]);
reg [8]__z__1,__z__2,__z__3,__z__4,__z__5,__z__6,__z__7;
wire [8] __z__0;
assign __z__0 = z_1_[8];
always @(posedge CLK) begin
  __z__7 <= #1 __z__6;
  __z__6 <= #1 __z__5;
  __z__5 <= #1 __z__4;
  __z__4 <= #1 __z__3;
  __z__3 <= #1 __z__2;
  __z__2 <= #1 __z__1;
  __z__1 <= #1 __z__0;
end
assign z= __z__7;
```
//A Portion of Verilog Gate-Level Netlist
FD1QP P0_stage1 ( .D(N239), .CP(CLK), .Q(N33) );
FD1Q P1_stage1 ( .D(N236), .CP(CLK), .Q(N249) );
FD1Q P2_stage1 ( .D(N517), .CP(CLK), .Q(N250) );
FA1AP I29 ( .A(N33), .B(N249), .CI(N250), .S(N31), .CO(N32) );
HA1 I30 ( .A(N515), .B(N243), .S(N520), .CO(N521) );
FD1QP P3_stage1 ( .D(N240), .CP(CLK), .Q(N40) );
FD1Q P4_stage1 ( .D(N519), .CP(CLK), .Q(N253) );
FD1Q P5_stage1 ( .D(N520), .CP(CLK), .Q(N254) );
FD1Q P8_stage1 ( .D(N521), .CP(CLK), .Q(N256) );

//A Portion of VHDL RTL
FUNCTION dpa_extx(ARG: STD_LOGIC_VECTOR; SIZE: INTEGER)
return STD_LOGIC_VECTOR is
constant msb: INTEGER := dpa_min(ARG'length, SIZE) - 1;
subtype rtype is STD_LOGIC_VECTOR (SIZE-1 downto 0);
variable new_bounds : STD_LOGIC_VECTOR (ARG'length-1
downto 0);
variable result: rtype;
beginn
new_bounds := ARG;
result := rtype'(others => '0');
result(msb downto 0) := new_bounds(msb downto 0);
return result;
end;

z_1_dpa <= (dpa_extx(dpa_extx(a(3 downto 0),8)*dpa_extx(b(3
downto 0),8),8));

B1_blk_dpa : block
signal dpa_z_dpa_0 : std_logic_vector(7 downto 0);
signal dpa_z_dpa_1, dpa_z_dpa_2, dpa_z_dpa_3, dpa_z_dpa_4,
dpa_z_dpa_5, dpa_z_dpa_6, dpa_z_dpa_7 : std_logic_vector(7
downto 0);
beginn
dpa_z_dpa_0 <= z_1_dpa(7 downto 0);
process(CLK)
beginn
if (CLK'event and CLK = '1') then

dpa_z_dpa_7 <= dpa_z_dpa_6 after 1 ns;
dpa_z_dpa_6 <= dpa_z_dpa_5 after 1 ns;
dpa_z_dpa_5 <= dpa_z_dpa_4 after 1 ns;
dpa_z_dpa_4 <= dpa_z_dpa_3 after 1 ns;
dpa_z_dpa_3 <= dpa_z_dpa_2 after 1 ns;
end;
dpa_z_dpa_2 <= dpa_z_dpa_1 after 1 ns;
dpa_z_dpa_1 <= dpa_z_dpa_0 after 1 ns;
end if;
end process;
z <= dpa_z_dpa_7;
end block;

//A Portion of VHDL Gate-Level Netlist
P0_stage1 : FD1QP
    port map( D => N239, CP => CLK, Q => N33 );
P1_stage1 : FD1Q
    port map( D => N236, CP => CLK, Q => N249 );
P2_stage1 : FD1Q
    port map( D => N517, CP => CLK, Q => N250 );
P3_stage1 : FD1QP
    port map( D => N240, CP => CLK, Q => N40 );
P4_stage1 : FD1Q
    port map( D => N519, CP => CLK, Q => N253 );
P5_stage1 : FD1Q
    port map( D => N520, CP => CLK, Q => N254 );
    port map( A => N40, B => N253, CI => N254, S => N38, CO => N39 );

Known Limitations
The following are known limitations for Design Compiler register naming support:

- If the design has more than one stage, the instance name gets a double underscore (_).

Example 8-10  Design With More Than One Stage

module dc_name_test (a,b,z);
    input [1] a,b;
    output [1] z = sreg(a,4);
endmodule
From Example 8-10, the netlist appears as follows:

```plaintext
/* Operand: z_out__1 */
FD1QP \z__1_reg[0] ( .D(a), .CP(CLK), .Q(N3) );

/* Operand: z_out__2 */
FD1QP \z__2_reg[0] ( .D(N3), .CP(CLK), .Q(N4) );

/* Operand: z_out__3 */
FD1QP \z__3_reg[0] ( .D(N4), .CP(CLK), .Q(N5) );

/* Operand: z_out__4 */
FD1QP \z__4_reg[0] ( .D(N5), .CP(CLK), .Q(N6) );
```

- If `dp_dc_style_reg_name` is plus (+) and `dp_debugsim` (Sim Debug Mode) and `dp_longname` (Use Group Names) are both minus (-), you do not get Design Compiler-style naming in the following cases:
  
  - If the design has the delstate attribute, the register name of this portion of the design is `Iunique_number`.
  
  - If the design has an instantiated register cell, the instance name of that register is `Iunique_number`.
  
  - If `dp_dc_style_reg_name` is plus (+) and the register drives the output port of the pseudocell (see Figure 8-3), Module Compiler writes the flip-flop in the netlist with the Design Compiler naming convention after flattening the pseudocell.
However, if the flip-flop does not drive the output port of the pseudocell, Module Compiler writes the flip-flop in the netlist without using the Design Compiler register naming convention and the instance name is $I_{unique\_number}$. Currently there is no such pseudocell as one in which the register is not driving the output.

- If a pseudocell has more than one register, the register instance name of these registers is $I_{unique\_number}$. Currently, there is no such pseudocell as one with more than one register.

---

**Verilog or VHDL Simulation**

Module Compiler provides behavioral as well as gate-level (structural) simulation files. Use behavioral simulation as a quick way of verifying functionality and gate-level simulation for more-detailed timing and functionality verification.
Behavioral Verification

You can simulate your design without looking at the behavioral simulation file. You can access all internal wires by naming objects according to the rules in the “Naming” section of this chapter.

In some cases, Module Compiler creates additional operands that appear in the behavioral model. You can ignore them, because they do not cause user-defined operands to change meaning.

A few functions are too complex to be accurately modeled behaviorally. Be careful when simulating designs with carry-save operands, pipelining, or pipeline loaning. Such functions might not be modeled accurately and can lead to mismatching between logic and behavioral models. All other operands in the design, including the top-level outputs, will be correct.

To aid in debugging, relevant sections of the Module Compiler Language file are placed as comments before the corresponding behavioral code. This helps you understand the behavior of the Module Compiler functions and how Module Compiler resolves replication and parameterization.

Note:

Your comments in the Module Compiler Language file are not passed on to these behavioral files.

When Module Compiler compiles RAMs and inserts them into the design, the RAM cell instantiated in the behavioral model might not match that in the gate-level netlist. However, the behavior of the RAM is equivalent. This mismatch happens when the optimizer swaps the original RAM for another, equivalent and better RAM.
Gate-Level Simulation

For simulation, input, output, and most internal signals are accessible in the Verilog gate-level netlist. The internal signals—those you defined that are not inputs or outputs—are useful during detailed timing and functional debugging.

The instance and net names in this file are affected by both the Sim Debug Mode option and the Use Group Names option. See “Naming” on page 8-12 for a full description of naming in Module Compiler.

Note:

You must set the Sim Debug Mode option to examine any wires in the design other than the module inputs and outputs.

The instances in this file are broken into groups that are annotated with comments indicating the current group and operand.

VHDL Support

The following section presents information for VHDL users of Module Compiler. It includes information about the standard and technology libraries used and the elements of the VHDL description.

Standard Libraries

For the gate-level description of a design, Module Compiler uses the following IEEE standard library:

std_logic_1164
For the behavioral VHDL description of a design, Module Compiler uses the following IEEE standard libraries:

- std_logic_1164
- std_logic_arith
- std_logic_misc
- std_logic_unsigned

**Technology Library**

Gate-level output uses the components defined in the technology library. Also, if you have instantiated any cell in your Module Compiler Language description, the behavioral description includes that instantiation.

Module Compiler declares all the used components in the architecture declaration section.

By default, Module Compiler does not specify the logical library name in the VHDL output. Do the following if you want to declare the logical library name in the VHDL output:

- Create a file containing your declarations
- Set the Module Compiler environment variable

```
    dp_vhdl_prefix_file_name
```

to the name of this file, using the `mcenv` command.
For example, if you use technology library lca500k.db and you want to declare logical library lca500k in your VHDL output, you should write the following declarations in a file, say log_lib.vhd:

```vhdl
library lca500k;
use lca500k.components.all;
```

Then, set the Module Compiler environment variable to the name of this file by entering the following at the UNIX prompt:

```
% mcenv dp_vhdl_prefix_file_name log_lib.vhd
```

If you want to read the VHDL output into dc_shell, specify the target library and link it as the technology library.

**Elements of the VHDL Description**

Module Compiler arranges both the gate-level and the behavioral description of the design in the same way. An inner design entity defines the core design, and a wrapper entity acts as an interface.

The top-level entity name is the same as the module name you define in the .mcl file. The core entity name is

```
dpa_entity_module_name
```

where

```
module_name
```

is the name of the module you define in the .mcl file.

Module Compiler instantiates this core entity in the wrapper entity with the instance name

```
dpa_inst_module_name
```
In the core design entity, every signal/port is a vector. The core entity has ports of the same size and type you specify in the Module Compiler Language description.

The wrapper entity defines all unit-length vector ports as scalars. The names of the ports are the same as those of the core entity (the same as the port names in the Module Compiler Language description). Module Compiler does not modify the names of the signals you use in the .mcl file.

The data types Module Compiler uses to write out the behavioral output are as follows:

- Constant of type integer
- Variable of type std_logic_vector and sub_type of std_logic_vector
- Signals of type std_logic_vector and std_logic

Data types used in the gate-level output are signals of type std_logic_vector and std_logic.

**Entity Generation Disabling**

To disable entity generation and to generate only the architecture of the design, enter the following at the UNIX prompt:

```
% mcenv dp_write_vhdl_entity -
```

By default, the value of the environment variable dp_write_vhdl_entity is set to +, which generates an entity. Setting this variable to minus (−) disables entity generation.
Internally Defined Functions

In the behavioral description, the architecture body of the design defines the functions \texttt{dpa\_extx}, \texttt{dpa\_sxtx}, \texttt{dpa\_cond}, \texttt{dpa\_min}, and \texttt{dpa\_max}.

These are reserved function names. To avoid naming conflicts, do not use these function names in your design.

Configurations

Module Compiler does not write out any configurations in your VHDL output. You are free to define your configurations based on your needs.

Getting More-Detailed Design Report Information

You can get more-detailed design information through user-defined group reports and user-defined critical paths.

User-Defined Group Reports

Use hierarchical groups and the custom group reporting mechanism to get more-detailed information on your design. The high-level groups can give you a good idea of the general behavior of the design, whereas lower-level groups are useful for debugging.

In Example 8-11, the video processor is broken into three top-level groups: matrix, hide, and fir. Each group has three subgroups: Y, U, and V. By default, Module Compiler provides data for the complete matrix, hide, and fir groups. You can request information for all groups related to Y by calling showgroup *.Y.
Example 8-11  Requesting More-Detailed Report Information

```
module video (taps,replicate(integer i=0; i<taps; i=i+1) {YC{i},}R,G,Y,U,V);
integer taps = 23;
directive (pipeline="on",delay=9999999);
input signed [8] repl(i, taps, ",") {YC{i}};
buffer(R,2); buffer(G,2); buffer(B,2);
wire signed [16] U1,U_int,V1,V_int;
wire [16] Y1,Y_int;
directive (group="matrix.Y"); Y_int=R*89+G*138+B*47;
directive (group="matrix.U"); U_int=0-33*R+144*G+88*B;
directive (group="matrix.V"); V_int=53*R-91*G+102*B;
directive (group="hide.Y"); Y1=hidelat(Y_int);
directive (group="hide.U"); U1=hidelat(U_int);
directive (group="hide.V"); V1=hidelat(V_int);
wire unsigned [10] YSR,repl(i, taps+1, ",") {Y_{i}};
wire unsigned [10] USR,repl(i, taps+1, ",") {U_{i}};
wire unsigned [10] VSR,repl(i, taps+1, ",") {V_{i}};
directive (group="fir.Y");
YSR=sreg(Y1[15:6],taps,repl(i, taps+1, ",") {Y_{i}});
directive (group="fir.U");
USR=sreg(U1[15:6],taps,repl(i, taps+1, ",") {U_{i}});
directive (group="fir.V");
VSR=sreg(V1[15:6],taps,repl(i, taps+1, ",") {V_{i}});
directive (group="fir.Y");
Y=replicate (i=0; i<taps; i=i+1) {Y_(i+1)*YC{i}+} 0;
directive (group="fir.U");
U=replicate (i=0; i<taps; i=i+1) {U_(i+1)*YC{i}+} 0;
directive (group="fir.V");
V=replicate (i=0; i<taps; i=i+1) {V_(i+1)*YC{i}+} 0;
showgroup("*.Y"); showgroup("*.U"); showgroup("*.V");
showgroup("fir.*");
showgroup("matrix.*");
endmodule
```

The previous code produces the group information in Example 8-12. The first two sections are generated automatically by Module Compiler.

Note:

The Power field is not available, starting with release 2001.08. Use Power Compiler to optimize for power.
**Example 8-12 User-Defined Group Report**

**Summary**

<table>
<thead>
<tr>
<th>GROUP</th>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>LATENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td>final internal</td>
<td>ff</td>
<td>inst</td>
</tr>
<tr>
<td>fir</td>
<td>4.2</td>
<td>4.2</td>
<td>690</td>
</tr>
<tr>
<td>hide</td>
<td>0.0</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>matrix</td>
<td>0.0</td>
<td>2.5</td>
<td>0</td>
</tr>
<tr>
<td>misc</td>
<td>0.5</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>*</td>
<td>4.2</td>
<td>4.2</td>
<td>690</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GROUP</th>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>LATENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td>final internal</td>
<td>ff</td>
<td>inst</td>
</tr>
<tr>
<td>fir.U</td>
<td>4.2</td>
<td>4.2</td>
<td>230</td>
</tr>
<tr>
<td>fir.V</td>
<td>4.2</td>
<td>4.2</td>
<td>230</td>
</tr>
<tr>
<td>fir.Y</td>
<td>4.1</td>
<td>4.1</td>
<td>230</td>
</tr>
<tr>
<td>hide.U</td>
<td>0.0</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>hide.V</td>
<td>0.0</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>hide.Y</td>
<td>0.0</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>matrix.U</td>
<td>0.0</td>
<td>2.2</td>
<td>0</td>
</tr>
<tr>
<td>matrix.V</td>
<td>0.0</td>
<td>2.5</td>
<td>0</td>
</tr>
<tr>
<td>matrix.Y</td>
<td>0.0</td>
<td>2.2</td>
<td>0</td>
</tr>
<tr>
<td>misc</td>
<td>0.5</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>**</td>
<td>4.2</td>
<td>4.2</td>
<td>690</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GROUP</th>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>LATENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td>final internal</td>
<td>ff</td>
<td>inst</td>
</tr>
<tr>
<td>fir.Y</td>
<td>4.1</td>
<td>4.1</td>
<td>230</td>
</tr>
<tr>
<td>hide.Y</td>
<td>0.0</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>matrix.Y</td>
<td>0.0</td>
<td>2.2</td>
<td>0</td>
</tr>
<tr>
<td>**.Y</td>
<td>4.1</td>
<td>4.1</td>
<td>230</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GROUP</th>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>LATENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td>final internal</td>
<td>ff</td>
<td>inst</td>
</tr>
<tr>
<td>fir.U</td>
<td>4.2</td>
<td>4.2</td>
<td>230</td>
</tr>
<tr>
<td>hide.U</td>
<td>0.0</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>matrix.U</td>
<td>0.0</td>
<td>2.2</td>
<td>0</td>
</tr>
<tr>
<td>**.U</td>
<td>4.2</td>
<td>4.2</td>
<td>230</td>
</tr>
</tbody>
</table>
## User-Defined Critical Paths

In addition to the paths automatically chosen by Module Compiler, you can specify paths for analysis. You might do this if there are false paths in your design or if you are interested in looking at paths that are not the most critical path of the group or design.

Another reason to define custom paths is to examine the delay between internal operands (those that are neither the start nor the end of the critical paths). You define the paths by using special functions in the Module Compiler Language (see “Path Analysis” on page 6-82).

Example 8-13 shows a very simple circuit with complex analysis of the critical paths.

---

<table>
<thead>
<tr>
<th>GROUP</th>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>LATENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td>final internal</td>
<td>ff</td>
<td>inst</td>
</tr>
<tr>
<td>fir.V</td>
<td>4.2</td>
<td>4.2</td>
<td>230</td>
</tr>
<tr>
<td>hide.V</td>
<td>0.0</td>
<td>0.0</td>
<td>0</td>
</tr>
<tr>
<td>matrix.V</td>
<td>0.0</td>
<td>2.5</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GROUP</th>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>LATENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td>final internal</td>
<td>ff</td>
<td>inst</td>
</tr>
<tr>
<td>fir.U</td>
<td>4.2</td>
<td>4.2</td>
<td>230</td>
</tr>
<tr>
<td>fir.V</td>
<td>4.2</td>
<td>4.2</td>
<td>230</td>
</tr>
<tr>
<td>fir.Y</td>
<td>4.1</td>
<td>4.1</td>
<td>230</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GROUP</th>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>LATENCY</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td>final internal</td>
<td>ff</td>
<td>inst</td>
</tr>
<tr>
<td>matrix.U</td>
<td>0.0</td>
<td>2.2</td>
<td>0</td>
</tr>
<tr>
<td>matrix.V</td>
<td>0.0</td>
<td>2.5</td>
<td>0</td>
</tr>
<tr>
<td>matrix.Y</td>
<td>0.0</td>
<td>2.2</td>
<td>0</td>
</tr>
</tbody>
</table>

matrix.* | 0.0 | 2.5 | 0 | 427 | 4738 | 0 |
There are two outputs, D and F, in the circuit; D is a four-level buffered version of A, and F is the sum of A and B. Logic optimization is disabled to prevent all the buffers from disappearing.

**Example 8-13 Complex Critical Path Analysis**

module foo2 (A,B,D,F);
input [8] B;
directive (indelay=3000, logopt="off");
input [8] A;
wire [8] A1=isolate(A), A2=isolate(A1), A3=isolate(A2);
wire [8] A4=isolate(A3);
output [8] D=A4;
wire [8] C=A+B;
wire [8] E=isolate(C);
output [8] F=E;

critpath("A", ",", "A_to_anywhere");
disablepath("F");
critpath("A", ",", "A_to_anywhere_but_F");
disablepath("D");
critpath("A", ",", "A_to_anywhere_but_F_or_D");
enablepath("D"); enablepath("F"); disablepath("E");
critpath("A", ",", "A_to_anywhere_but_E");
enablepath("E"); disablepath("C");
critpath("A", ",", "A_to_anywhere_but_C");
enablepath("C[4:0]");
critpath("A", ",", "A_to_anywhere_but_C[5:7]");
enablepath("C[7:5]");
critpath("A", ",", "A_to_anywhere");

critmode ("short");
critpath ("A2", "A3", "path2");
critpath ("A2[3]", "A3[2]", "path3");
critpath ("A2[3]", "A3[2]", "path4");
critpath ("A3", "path5");
critpath ("B", "A3", "path6");
critpath ("A4", "A1", "path7");
critpath ("A1", "A4", "path8");
critpath ("A1", ",", "path9");

critmode ("full");
critpath ("A2", "A3", "path2");
critpath ("A2[3]", "A3[2]", "path3");
The results for Example 8-13 are shown in Example 8-14. The critical path for the design goes from A through the adder to F. When F is deactivated, the next-most-critical path is to D. When F and D are disabled, there are no paths.
Example 8-14  Complex Critical Path Analysis Output

User-Defined Critical Paths

Critical Path 'A_to_anywhere': from A to *. Endpoint: F[7].
critical pin -> critical net  delta  delay  rise  fall  load  gload  pins
setup:  0.00 8.44 8.37 8.44
A -> E_7_buf1a2_49_Y:  0.76  8.44  8.37  8.44  12.5  10.0     2
CI -> C_7_fa1b1_41_S:  0.61  7.69  7.69  7.69   3.3    0.8     2
CI -> C_6_fa2a1_40_CO:  0.50  7.08  7.08  7.05    7.6    5.1     2
CI -> C_5_fa1b1_39_CO:  0.57  6.58  6.51  6.58    7.9    5.4     2
CI -> C_4_fa2a1_38_CO:  0.50  6.01  6.01  6.00    7.6    5.1     2
CI -> C_3_fa1b1_37_CO:  0.56  5.51  5.46  5.51    7.9    5.4     2
CI -> C_2_fa2a1_36_CO:  0.51  4.95  4.94  4.95    7.6    5.1     2
CI -> C_1_fa1b1_35_CO:  0.56  4.16  4.16  4.16    7.9    5.4     2
B -> C_0_fa2a1_34_CO:  0.90  3.90  3.87  3.90    7.6    5.1     2
A[0]:  3.00  3.00  3.00  3.00    9.8    4.8     3

Deactivating path through F

Critical Path 'A_to_anywhere_but_F': from A to *. Endpoint: D[0].
critical pin -> critical net  delta  delay  rise  fall  load  gload  pins
setup:  0.00 5.50 5.23 5.50
A -> A4_0_buf1a2_26_Y:  0.75  5.50  5.23  5.50  12.5  10.0     2
A -> A3_0_buf1a2_18_Y:  0.58  4.75  4.54  4.75    3.3    0.8     2
A -> A2_0_buf1a2_10_Y:  0.58  4.16  4.03  4.16    3.3    0.8     2
A -> A1_0_buf1a2_2_Y:  0.58  3.58  3.52  3.58    3.3    0.8     2
A[0]:  3.00  3.00  3.00  3.00    9.8    4.8     3

Deactivating path through D

Critical Path 'A_to_anywhere_but_F_or_D': from A to *.
No Path found!

Reactivating path through D

Reactivating path through F

Deactivating path through E

Critical Path 'A_to_anywhere_but_E': from A to *. Endpoint: D[0].
critical pin -> critical net  delta  delay  rise  fall  load  gload  pins
setup:  0.00 5.50 5.23 5.50
A -> A4_0_buf1a2_26_Y:  0.75  5.50  5.23  5.50  12.5  10.0     2
A -> A3_0_buf1a2_18_Y:  0.58  4.75  4.54  4.75    3.3    0.8     2
A -> A2_0_buf1a2_10_Y:  0.58  4.16  4.03  4.16    3.3    0.8     2
A -> A1_0_buf1a2_2_Y:  0.58  3.58  3.52  3.58    3.3    0.8     2
A[0]:  3.00  3.00  3.00  3.00    9.8    4.8     3

Chapter 8: Analysis and Optimization
8-46
Reactivating path through E

Deactivating path through C

Critical Path 'A_to_anywhere_but_C': from A to *. Endpoint: D[0].
critical pin -> critical net    delta  delay   rise   fall   load  gload  pins
setup:   0.00 5.50 5.23 5.50
A -> A4_0_buf1a2_26_Y:    0.75   5.50   5.23   5.50   12.5   10.0     2
A -> A3_0_buf1a2_18_Y:    0.58   4.75   4.54   4.75    3.3    0.8     2
A -> A2_0_buf1a2_10_Y:    0.58   4.16   4.03   4.16    3.3    0.8     2
A -> A1_0_buf1a2_2_Y:     0.58   3.58   3.52   3.58    3.3    0.8     2
A[0]:    3.00   3.00   3.00   3.00    9.8    4.8     3

Reactivating path through C[4:0]

Critical Path 'A_to_anywhere_but_C[5:7]': from A to *. Endpoint: F[4].
critical pin -> critical net    delta  delay   rise   fall   load  gload  pins
setup:  0.00  6.87 6.80  6.87
A -> E_4_buf1a2_46_Y:    0.76   6.87   6.80   6.87   12.5   10.0     2
CI -> C_4_fa2a1_38_S:     0.60   6.11   6.11   6.11    3.3    0.8     2
CI -> C_3_fa1b1_37_CO:    0.56   5.16   5.46   5.51    7.9    5.4     2
CI -> C_2_fa2a1_36_CO:    0.51   4.94   4.94   4.95    7.6    5.1     2
CI -> C_1_fa1b1_35_CO:    0.54   4.44   4.44   4.44    7.9    5.4     2
B -> C_0_fa2a1_34_CO:    0.90   3.90   3.87   3.90    7.6    5.1     2
A[0]:    3.00   3.00   3.00   3.00    9.8    4.8     3

Reactivating path through C[7:5]

Critical Path 'A_to_anywhere': from A to *. Endpoint: F[7].
critical pin -> critical net    delta  delay   rise   fall   load  gload  pins
setup:  0.00  8.44 8.37  8.44
A -> E_7_buf1a2_49_Y:    0.76   8.44   8.37   8.44   12.5   10.0     2
CI -> C_7_fa1b1_41_S:     0.61   7.69   7.69   7.69    3.3    0.8     2
CI -> C_6_fa2a1_40_CO:    0.50   7.08   7.08   7.05    7.6    5.1     2
CI -> C_5_fa1b1_39_CO:    0.57   6.58   6.51   6.58    7.9    5.4     2
CI -> C_4_fa2a1_38_CO:    0.50   6.01   6.01   6.00    7.6    5.1     2
CI -> C_3_fa1b1_37_CO:    0.56   5.51   5.46   5.51    7.9    5.4     2
CI -> C_2_fa2a1_36_CO:    0.51   4.95   4.94   4.95    7.6    5.1     2
CI -> C_1_fa1b1_35_CO:    0.54   4.44   4.41   4.44    7.9    5.4     2
B -> C_0_fa2a1_34_CO:    0.90   3.90   3.87   3.90    7.6    5.1     2
A[0]:    3.00   3.00   3.00   3.00    9.8    4.8     3

path2:  0.58
path3:  0.58
path4: No Path found!
path5:  4.75
path6: No Path found!
path7: No Path found!
Critical Path 'path2': from A2 to A3. Endpoint: A3[0].
critical pin -> critical net          delta  delay   rise   fall   load  gload  pins
setup: 0.00  0.58 0.52  0.58
A3_0_buf1a2_18_Y:  0.58   0.58   0.52   0.58    3.3    0.8     2

critical pin -> critical net          delta  delay   rise   fall   load  gload  pins
setup: 0.00  0.58 0.52  0.58
A3_3_buf1a2_21_Y:  0.58   0.58   0.52   0.58    3.3    0.8     2

No Path found!

Critical Path 'path5': from * to A3. Endpoint: A3[0].
critical pin -> critical net          delta  delay   rise   fall   load  gload  pins
setup: 0.00  4.75 4.54  4.75
A -> A3_0_buf1a2_18_Y:  0.58   4.75   4.54   4.75    3.3    0.8     2
A -> A2_0_buf1a2_10_Y:  0.58   4.16   4.03   4.16    3.3    0.8     2
A -> A1_0_buf1a2_2_Y:  0.58   3.58   3.52   3.58    3.3    0.8     2
A[0]:       3.00   3.00   3.00   3.00    9.8    4.8     3

Critical Path 'path6': from B to A3.
No Path found!

Critical Path 'path7': from A4 to A1.
No Path found!

Critical Path 'path8': from A1 to A4. Endpoint: A4[0].
critical pin -> critical net          delta  delay   rise   fall   load  gload  pins
setup: 0.00  1.92 1.71 1.92
A -> A4_0_buf1a2_26_Y:  0.76   1.92   1.71   1.92   12.5   10.0     2
A -> A3_0_buf1a2_18_Y:  0.58   1.16   1.03   1.16    3.3    0.8     2
A2_0_buf1a2_10_Y:  0.58   0.58   0.52   0.58    3.3    0.8     2

Critical Path 'path9': from A1 to *. Endpoint: D[0].
critical pin -> critical net          delta  delay   rise   fall   load  gload  pins
setup: 0.00  1.92 1.71 1.92
A -> A4_0_buf1a2_26_Y:  0.76   1.92   1.71   1.92   12.5   10.0     2
A -> A3_0_buf1a2_18_Y:  0.58   1.16   1.03   1.16    3.3    0.8     2
A2_0_buf1a2_10_Y:  0.58   0.58   0.52   0.58    3.3    0.8     2
Running Design Compiler

To upsize or downsize cells, you must postprocess the Module Compiler-generated netlist in Design Compiler. For more information on postprocessing netlists for size optimizations, see the Design Compiler documentation and man pages.

You can optionally choose to call Design Compiler at the end of the report generation phase to postprocess the network created by Module Compiler. Choose Design Compiler from the Optimization menu and Run Design Compiler from the submenu.

When you make these selections, Module Compiler first creates a constraint and command file for Design Compiler and then runs Design Compiler. You can choose Design Compiler Report and Design Compiler Output Netlist from the View menu to see the outputs from Design Compiler, but the network is not imported back to Module Compiler for further processing.

It is fairly simple to control Design Compiler from Module Compiler:

- First, make sure Design Compiler is properly installed. Then make sure the `dcopt` attribute is set to `on` in your Module Compiler Language description for those parts of the circuit that Design Compiler is allowed to modify. By default, `dcopt` is on.
- Next, set the options for running Design Compiler, from the command line or GUI. Design Compiler subsequently runs automatically after the reports for the circuit are generated.
Constraint and Command Files

Module Compiler creates a constraint and command file for Design Compiler to ensure that Design Compiler uses the constraints you entered in your Module Compiler Language description during processing. The constraint file contains the following information:

- Delay goal for all outputs and sequential element inputs
- Input arrival times
- Input maximum loading
- Output setup times
- Output external loads
- The don’t touch attributes for all instances created with \texttt{dcopt off}

The beginning of the constraint file contains the commands for loading the Verilog netlist and for linking the circuit, plus the commands that select the operating condition and the wire load model.

Module Compiler creates a command file that specifies the actions to be performed by Design Compiler. This file contains commands that do the following:

- Generate the area and timing report for the design
- Write the final network in Verilog syntax to a file
- Generate timing reports for each group (optional)
- Compile (optional)
- Check the design (optional)
The commands that are optional are controlled via GUI or command-line options. You can further modify the compile command with other options to select mapping effort and incremental mapping. You should select only those commands that are needed to prevent excessive runtime.

Module Compiler provides control over two options of the compile command: map incremental and map effort. Use incremental mapping to prevent Design Compiler from changing the circuit structure significantly. Disable this option to make more-significant structural changes. Set the mapping effort higher to enable increases in runtime and greater degrees of optimization, with corresponding improvements in circuit quality.

Running Design Compiler With RAM Designs

The Design Compiler interface of Module Compiler does not support RAMs. If you have a RAM in your design, Design Compiler treats it as a black box.

Using Design Compiler for Optimization

As an example of the use of Design Compiler for post-optimization, consider a double-precision floating-point multiplier. The bulk of the circuit is the 54 x 54-integer multiplier (Wallace tree and final adder occupying 4,283 of 5,052 total sections).
Table 8-6 shows the final delay after Design Compiler has been run for various input options. For all cases, the Module Compiler optimizer brought the delay from 33 ns to 28.5 ns in about 4 minutes before Design Compiler was run. The multiplier/adder delay is 16 ns.

Table 8-6  Effect of Various Design Compiler Input Options

<table>
<thead>
<tr>
<th>Final delay</th>
<th>Map effort</th>
<th>Incremental map</th>
<th>Don’t touch</th>
<th>Runtime</th>
</tr>
</thead>
<tbody>
<tr>
<td>28.7</td>
<td>Low</td>
<td>No</td>
<td>Multiplier/adder</td>
<td>6 minutes</td>
</tr>
<tr>
<td>28.5</td>
<td>Low</td>
<td>No</td>
<td>All</td>
<td>4 minutes</td>
</tr>
<tr>
<td>28.4</td>
<td>High</td>
<td>No</td>
<td>None</td>
<td>3 days</td>
</tr>
<tr>
<td>28.1</td>
<td>High</td>
<td>Yes</td>
<td>Multiplier/adder</td>
<td>12 minutes</td>
</tr>
<tr>
<td>27.8</td>
<td>High</td>
<td>Yes</td>
<td>None</td>
<td>42 minutes</td>
</tr>
<tr>
<td>27.2</td>
<td>Med</td>
<td>No</td>
<td>Multiplier/adder</td>
<td>48 minutes</td>
</tr>
<tr>
<td>26.4</td>
<td>High</td>
<td>No</td>
<td>Multiplier/adder</td>
<td>80 minutes</td>
</tr>
</tbody>
</table>

As expected, Design Compiler makes significant progress on the nonarithmetic part of the circuit. The value of properly setting the dcopt attribute is apparent. When all of the circuit is processed by Design Compiler, the result degrades and the runtime increases sharply.
Debugging

Debugging Module Compiler designs requires many of the same skills required to successfully debug any circuit description. Therefore, this section focuses mainly on techniques that are specific to Module Compiler.

Flattening the Input

Sometimes it is unclear how Module Compiler resolves the integer parameters, replicates, conditional statements, and other abstractions of Module Compiler Language.

To help you understand these effects, Module Compiler provides a means of flattening the input by using Flatten Input, on the File menu. When you choose it, you can view the flattened input in the log window.

Before synthesis starts, the macros, integer parameters, replicates, conditions, and functions are removed. Temporary signals are generated when complex expressions are broken into synthesizable expressions. In addition, any wire formats or widths that were not specified are determined.

Consider Example 8-15, which has one level of hierarchy and some flow control constructs.
Example 8-15  Example Before Flattening Input

function choose (C,A,B);
    input A,B;
    wire [1] Parity=repl(i,width(A),"^") {A[{i}]};
    output C=Parity ? A : A+B;
endfunction

module adder(X,Y,ZA,ZB);
    integer width=8;
    input [width-2] X,Y;
    output [width-2] ZA=choose(X,Y);
    if (width<16) {output [width-2] ZB=choose(ZA,Y);} else {output [width-2] ZB=choose(Y,ZA);}
endmodule

Flattening produces the following in Example 8-16. The function calls have been flattened, and the repl, if, and integer constructs have been resolved. You can see how the temporary variables are declared (for the addition) and how the hierarchical names are created.
Example 8-16  Example After Flattening Input

```verilog
define module adder(X, Y, ZA, ZB);
    input unsigned [8] X;
    input unsigned [8] Y;
    wire unsigned [8] ZA_1_;  
    output unsigned [8] ZA = ZA_1_; 
    wire unsigned [1] ZA_Parity_; // declared as Parity


    wire unsigned [8] ZA_2_; 
    ZA_2_ = X + Y;
    ZA_1_ = ZA_Parity_ ? X : ZA_2_;  
    wire unsigned [8] ZB_3_; 
    output unsigned [8] ZB = ZB_3_; 
    wire unsigned [1] ZB_Parity_; // declared as Parity

    ZB_Parity_ = ZA_1_[0:0] ^ ZA_1_[1:1] ^ ZA_1_[2:2] ^
                 ZA_1_[7:7];

    wire unsigned [8] ZB_4_; 
    ZB_4_ = ZA_1_ + Y;
    ZB_3_ = ZB_Parity_ ? ZA_1_ : ZB_4_;  
endmodule
```

Syntax and Synthesis Errors and Warnings

Many warnings result from designer errors and should be examined carefully. You can often get more information on errors in the input files by using info statements.

Generally, it is a good idea to enable verbose mode, in which Module Compiler reports the statistics of each operand after it is synthesized (except for shift register structures).
With verbose mode, Module Compiler also reports more informational messages regarding loading and pre-optimization statistics. If the network description contains errors, you will often notice area, delay, or flip-flop usage that is clearly unreasonable.

**Logic Errors**

Logic errors cannot be detected by Module Compiler. Instead, you can use simulation to debug logic errors as well as use the Module Compiler summary information to debug your design.

The behavioral model can be used to debug logical errors in the network description. The structure and naming in this model are virtually identical to those of the network description.

If you are familiar with Verilog HDL, it might also be beneficial to look at the behavioral model to see if the behavior matches what is expected. Statements in the behavioral model are preceded by a comment statement that indicates the line in the input file that led to the generation of the following block of behavioral code. Checking this translation can help determine if unexpected replication or parameterization effects have occurred.

Note the use of temporaries. In particular, when arithmetic operations (+, -, *, <<) require temporary operands, the intermediate result is likely to have a smaller result than desired, which produces truncation errors.

The summary information is often a good starting point for detecting gross errors. Check for computed operands that have a constant output or that have widths that are too large or too small.
Check for operands that have extreme areas or flip-flop usage and check for operands that have flip-flop usage. Operands that have no connections are also listed. Check these to see if they should be connected.

When debugging, don’t forget common sense. It is important to know approximately what the area and delay of a function should be. Logic errors can result in functions that are much too fast or too slow, too big or too small. A 64-bit adder that is 100 ns or 1 ns is probably not correct.

**Poor Combinational Timing**

Poor timing can result from several factors: impossible delay constraints, selection of a poor architecture, operands loaded beyond the estimated load, or improper sign extension in integer functions. Using groups and critical path information can help you resolve the problem. The following is a list of hints for debugging timing problems:

- Use the critical path information. In general, start by checking the critical path to identify the operand(s) through which the path goes. Be careful when interpreting the critical path information. The use of delay equalization changes the meaning of the critical path when the delay goal is not met.

  With equalization enabled, paths can be slowed down to the speed of the critical paths (and might then become critical by a few picoseconds if improvements are made on the critical path). Look for excessive numbers of logic levels or an excessive amount of buffering. Also look for nets that are heavily loaded.
• Use groups to divide the design. The proper use of groups helps track down problems, because each group has its own statistics and critical path information. Breaking the design into groups and disabling global equalization help determine where the problem areas are.

• Use realistic delay constraints. You have full control over delay constraints and should realize that there are limits to the performance that can be obtained in a given technology. It might be necessary to use pipelining or to reduce the amount of computation.

• Investigate alternative architectures. For functions that can accommodate multiple architectures, it might be beneficial to try an alternative architecture. Note that the default fastest architectures, such as fastcla, might not always be the fastest, depending on the details of the network. Try to choose the architecture that fits the overall constraints most closely.

• Use inversion, if possible. If the critical path includes sat, shift, rotate, and/or mux functions, try to use the inverting option. This reduces the delay but changes the functionality of the network. Additional inversion must be used with other parts of the network to compensate for the added inversion.

• Don’t overload operands. When there are heavily loaded nets on the critical path, try using isolate to isolate the noncritical paths from the more critical paths. Verbose mode also helps locate nets that overloaded before optimization and were fixed during optimization.

• Use direct sign extension when needed. The default sign extension produces performance problems in a few degenerate cases. Check “Sign Extension” on page 9-5 to see if the direct attribute should be set to on. This can save one inverter and one full adder delay.
• Don’t disable logic optimization. If logic optimization is completely disabled, either locally or globally, performance can suffer greatly.

• If the `delstate` directive is used for pipelining, be sure it has a reasonable value. In general, a value of 1 to 3 works best.

• Check operand widths for mistakes in highly parameterized designs. When complex parameterization is used, gross errors can easily occur.

• Don’t set the delay goal too low. Some structures get stuck in local minimums when optimizing for speed. Try setting the delay goal to a realistic value and changing the type of equalization.

  Also try changing `when` Module Compiler employs equalization. Generally, starting optimization without equalization and ending optimization with equalization is the best strategy, but starting with equalization can sometimes be better.

• Check for flip-flops with a clock input not connected to CLK. Module Compiler treats the CLK signal specially, and some improvements for Module Compiler are impossible when CLK is not used as the clock input.

• Use user-defined critical paths and the I/O summary to gather more timing data to ensure that the actual behavior matches what is expected. Make sure supposedly noncritical inputs and outputs are in fact noncritical.
Pipelining Problems and Excessive Flip-Flop Usage

Improper use of pipelining can lead to extreme results. The principal problems involve excessive loading, automatic latency deskewing, and delay goals that are set too low. Take the following precautions to avoid such problems:

- Don’t overload operands when pipelining. Because the pipelines are inserted during synthesis, with estimated loading values (not just estimated wire loading but also estimated gate loading), you should be careful not to load critical operands beyond the estimated loading.

  When the estimated loading is exceeded, the delay estimate is optimistic and the delay goal might not be met. This problem is best solved by the proper use of buffering and isolation. The pipeline slack parameter can be used to conveniently provide an additional margin when pipelining, but this margin is applied globally, which results in less-efficient use of area.

- Resolve latency at the inputs to loops. When the design contains loops, you must be careful to resolve the latency of all signals entering the loop, using ResolveLatency or ResolveLatencyLoop. Otherwise, pipelines are inserted into the loop and are detected as error conditions.

- Resolve latency when connecting CLK to an instance. Another potential problem occurs when foreign cells have a connection to CLK. Deskewing required at the instance inputs results in an attempt to pipeline CLK. This is flagged as an error condition.

- Be careful with latency differences and high fanout structures. When signals with large latency differences interact inside a structure with large fanouts, such as a multiplier, many flip-flops
can be used. You should use ResolveLatency or ResolveLatencyLoop to prevent deskewing, or you can manually equalize the delays before the fanout occurs.

- Choose a reasonable delay goal. If the delay goal is set very small, many flip-flops can be used. You can generally reduce the area by resynthesizing the circuit with a delay goal equal to the final delay achieved. In particular, optimization for speed should not be selected with pipelining.

---

**Carry-Save Problems**

Carry-save operands can be used only in a very restricted way, because the RTL produces inexact results for these operands. The final result, the gate-level netlist, is correct. As explained previously, carry-save operands can be used in only a few operations.

- The maximum number of bits allowed per column (bit position) is 2.
- If the process of converting carry-save operands in the csconvert function produces the “Too many bits in column” message when it fails, use the convert option for the carrysave attribute to ensure that the output has no more than 2 bits per column.

---

**Rule Violations**

If the design has overloaded net violations, it is generally for one of the following reasons:

- Logic optimization is disabled locally or globally.
- An impossible constraint was given (check the value of the outload attribute at the outputs).
Data Format Problems

The data format of the operands is used extensively during synthesis. Check the operand summary in the Design Report file to ensure that each operand has the intended format.

Extreme Structures

If you notice that the design contains extreme structures, it might be because logic optimization has been disabled. Certain synthesis routines create structures that are inefficient. The logic optimizer can improve such structures significantly. The following are examples of structures that rely on logic optimization:

- `sreg` with pipeline loaning
- Incrementors, comparators
- Many structures with constant or partially constant inputs

Poor Utilization

Poor utilization can be caused by the following:

- Excessive Wallace tree depth. Try using the attribute `maxtreedepth` with a value between 32 and 64.
- A compute-to-drive ratio that is very different from the desired value for a CBA library. Make sure optimization is enabled. The Design Report file contains a Max Possible Utilization entry that indicates the maximum utilization possible. If this value is lower than expected for a balanced design, you might need to relax the delay goal.
Excessive Runtime and Memory Usage

Module Compiler is normally very efficient in its use of runtime and memory. There are some conditions, however, that can result in abnormally high use of runtime and memory, considering the size of the circuit being synthesized.

Generally, you should try to avoid using many very small operands in the computation of a very large operand. In such a case, the extension of the small operands results in a large amount of memory allocation and deallocation, which is time-consuming.

In addition, the object lists increase in length, resulting in greater search time for the objects. When the number of constructs in the input description is large, regardless of the complexity of the final circuit, the runtime and memory efficiency might suffer. For most reasonable cases where the operand width is less than 100 bits, this should not be a problem.

Optimization

Logic optimization in Module Compiler involves several steps. Module Compiler has an effective default strategy for controlling these steps. This strategy consists of two parts, one user-controlled and one controlled by Module Compiler. As you become more expert, you will probably want to fine-tune the strategy to improve the results.
Module Compiler Strategy

The strategy Module Compiler controls is designed to provide good overall results and is reflected in the ordering of optimization steps (see Table 8-7). You can select which steps are executed but not the ordering.

Table 8-7  Optimization Steps

<table>
<thead>
<tr>
<th>Step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Synthesis</td>
<td>Allows logic reduction during synthesis</td>
</tr>
<tr>
<td>Gate Eater</td>
<td>Removes all instances that have no connected outputs</td>
</tr>
<tr>
<td>Rule</td>
<td>Corrects nets whose loads exceed the maximum allowed</td>
</tr>
<tr>
<td>LogicMin 1</td>
<td>Provides a more sophisticated logic minimization than the one used during synthesis</td>
</tr>
<tr>
<td>LogicMin 2</td>
<td>Finds instances that can be removed</td>
</tr>
<tr>
<td>LogicMin 3</td>
<td>Merges parallel inverters, buffers, and flip-flops; usually fast, but not reversible</td>
</tr>
<tr>
<td>LogicMin 4</td>
<td>Pushes “bubbles” from instances into inverters or flip-flops</td>
</tr>
<tr>
<td>LogicMin 5</td>
<td>Breaks or reduces an instance into several inverters and/or buffers</td>
</tr>
<tr>
<td>Reorder</td>
<td>Improves the circuit by reordering equivalent input pins; potentially time-consum ing but occasionally results in large performance improvements</td>
</tr>
<tr>
<td>Timing</td>
<td>Increases slack in the circuit when the delay goal is not met, can also increase area</td>
</tr>
<tr>
<td>Area</td>
<td>Uses a set of smaller or lower-power equivalent cells as candidates for swaps</td>
</tr>
<tr>
<td>FF</td>
<td>Optimizes flip-flops during optimization rather than during synthesis to prevent bad swaps from being made early</td>
</tr>
</tbody>
</table>
The ordering is shown in Table 8-7. In general, strict improvement optimizations are performed first, followed by rule optimizations, then reversible optimizations, and finally nonreversible optimizations. Nonreversible optimizations are those that cannot be undone by a later optimization step.

There are several reasons for this Module Compiler optimization strategy:

- Strict improvement optimizations should be done first, because there is no reason to wait.

- Rule checks should be done as early as possible, because illegal circuits have no value and there is no sense in trying to improve timing or area for an invalid design.

- Irreversible optimizations should be done as late as possible, to ensure that swaps are not made in an area that appears to be noncritical but later becomes critical.

- Pin reordering helps between the major reversible optimizations to prevent getting stuck in a local minimum.

### Table 8-7  Optimization Steps (Continued)

<table>
<thead>
<tr>
<th>Step</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min Slack</td>
<td>Provides an enhancement to the Wallace-tree-building algorithm, which provides some performance improvement</td>
</tr>
<tr>
<td>Comp/Drive</td>
<td>Tries to balance the usage of compute and drive sections in the design to match those available in the array; for CBA libraries only</td>
</tr>
</tbody>
</table>
Design Strategy

You can control the logic optimization process by

- Choosing which steps are performed
- Choosing the number of local iterations
- Choosing the number of global iterations
- Choosing when you use delay equalization
- Choosing which instances you optimize

Each optimization step described can be enabled or disabled from the GUI or by using the `dp_logopt` environment variable.

The logic optimization performed during synthesis and final optimization should not be disabled for normal operation. Many synthesis routines have been written with the expectation that logic minimization will improve many special cases. Disabling logic optimization can produce inferior results, with little improvement in execution time.

You can control the maximum number of times (local iterations) each optimization step is performed. Each optimization step is repeated locally the specified number of times or until no further progress can be made.

Generally, a value of 3 to 4 is a good choice. Smaller values can be useful for speeding up the execution time for large circuits. You can choose larger values to prevent Module Compiler from terminating while still making optimization progress.
You can also specify the number of global iterations, through the GUI or through the Module Compiler environment variables. This number of iterations is always the same as the specified value, even if no apparent progress has been made. Generally, specifying two or three global iterations produces good results, but for certain structures, more iterations might be beneficial.

The Module Compiler environment variable `dp_equalpass value` specifies the number of global iterations to perform with delay equalization (to equalize over timing groups). For example, when the number of global iterations is set to 5 and `dp_equalpass` is set to 3, the first two global iterations do not use delay equalization; only the last three iterations use delay equalization.

If delay equalization is used, you must choose whether it should be global or local. To select global delay equalization, use the `dp_equalglob` variable set to `. For local equalization, use `-.

The use of equalization can have dramatic effects on complex circuits. If all global iterations use equalization, you can make swaps early that reduce area in an apparently noncritical timing portion. Further optimization might turn the noncritical area into the critical area, due to improvements in the previously critical paths.

If the swaps are irreversible, the circuit performance suffers. If you do not use equalization, critical paths might not be improved, because less-critical paths that have also not met the delay goal will not tolerate any slowdown.

A good compromise is to perform one or two global iterations without equalization, followed by one or two with equalization. Normally, you should choose local equalization when you want to see how close each group has come to achieving the delay goal.
Global equalization can cause some groups within the same timing group to slow to the delay of the slowest group in the timing group. Also, because global equalization causes some groups within the same timing group to slow down, it saves area.

Optimization Example

Example 8-17 on page 8-70 shows the optimization log for a complex design with many groups. This design includes pipelining, loops, RAMs, shift registers with pipeline loaning, and latency equalization.

This design was optimized for a delay of 11.75 ns with two global passes, one of which employed local equalization. The number of local iterations was set to four, and all optimization steps were enabled.

Note the following in Example 8-17:

- The critical path moves between groups during the optimization. Although this design employs groups with different delay goals, all the critical groups have the same delay goal. When the critical path changes between groups with different delay goals, be sure to look at the slack rather than the delay numbers to monitor progress. In this case, the optimizer was successful in driving the slack to 0.

- Timing optimization increases the area and therefore the power of the circuit while decreasing the critical path delay. Note that a negative number in the “net changes” section indicates growth in either instances or sections. In the second pass, when the delay goal has been met, the timing optimization step is skipped.
• Overloaded nets were repaired without an increase in critical path length. When the critical path length increases during this step, you should try to buffer or isolate the affected nets.

• **Example 8-17** is from a CBA library with an intrinsic compute-to-drive ratio of 3.0.

• The area measure includes the compute-to-drive ratio, and the area optimization drives this ratio to 3.0. The total number of sections was increased during some logic minimization steps to improve the compute-to-drive ratio.

• The optimizer makes numerous swaps. The design ends up with 3,771 instances after making 11,953 swaps, with each instance being swapped about three times. During these swaps, 983 instances and 4,556 sections were removed. The timing improved by 1.72 ns.

Note:

  The Power field is not available, starting with release 2001.08. Use Power Compiler to optimize for power.
### Example 8-17  Optimization Log for a Module Compiler Language Design

**Beginning Timing Optimization ...**

<table>
<thead>
<tr>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>OPTIMIZATION</th>
<th>NET CHANGES</th>
<th>crit</th>
</tr>
</thead>
<tbody>
<tr>
<td>delay</td>
<td>slack</td>
<td>inst</td>
<td>area</td>
<td>Step</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
<td>-------</td>
<td>------</td>
<td>------</td>
</tr>
<tr>
<td>2.455</td>
<td>17.55</td>
<td>68381</td>
<td>1322836</td>
<td>Gate Eater</td>
</tr>
<tr>
<td>2.455</td>
<td>17.55</td>
<td>68381</td>
<td>1322836</td>
<td>Rules</td>
</tr>
<tr>
<td>2.393</td>
<td>17.61</td>
<td>68418</td>
<td>1323724</td>
<td>Rules</td>
</tr>
</tbody>
</table>

**Pass 1, Full Timing Model, Not Equalizing Delays ...**

<table>
<thead>
<tr>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>OPTIMIZATION</th>
<th>NET CHANGES</th>
<th>crit</th>
</tr>
</thead>
<tbody>
<tr>
<td>delay</td>
<td>slack</td>
<td>inst</td>
<td>area</td>
<td>Step</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
<td>-------</td>
<td>------</td>
<td>------</td>
</tr>
<tr>
<td>2.393</td>
<td>17.61</td>
<td>68418</td>
<td>1323724</td>
<td>LogicMin1</td>
</tr>
<tr>
<td>2.743</td>
<td>17.26</td>
<td>68417</td>
<td>1316687</td>
<td>LogicMin5</td>
</tr>
<tr>
<td>2.743</td>
<td>17.26</td>
<td>68417</td>
<td>1316687</td>
<td>Gate Eater</td>
</tr>
<tr>
<td>2.743</td>
<td>17.26</td>
<td>68393</td>
<td>1316567</td>
<td>Gate Eater</td>
</tr>
<tr>
<td>2.743</td>
<td>17.26</td>
<td>68393</td>
<td>1316567</td>
<td>Reorder</td>
</tr>
<tr>
<td>2.743</td>
<td>17.26</td>
<td>68393</td>
<td>1316567</td>
<td>Area</td>
</tr>
<tr>
<td>3.627</td>
<td>16.37</td>
<td>68393</td>
<td>638533</td>
<td>Area</td>
</tr>
<tr>
<td>4.543</td>
<td>15.46</td>
<td>68393</td>
<td>585337</td>
<td>Area</td>
</tr>
<tr>
<td>4.480</td>
<td>15.52</td>
<td>68393</td>
<td>566646</td>
<td>Area</td>
</tr>
<tr>
<td>4.482</td>
<td>15.52</td>
<td>68393</td>
<td>566134</td>
<td>LogicMin2</td>
</tr>
<tr>
<td>4.029</td>
<td>15.97</td>
<td>65114</td>
<td>549751</td>
<td>LogicMin2</td>
</tr>
<tr>
<td>4.029</td>
<td>15.97</td>
<td>65114</td>
<td>549751</td>
<td>LogicMin3</td>
</tr>
<tr>
<td>4.029</td>
<td>15.97</td>
<td>65114</td>
<td>547853</td>
<td>LogicMin3</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64640</td>
<td>547784</td>
<td>LogicMin3</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64610</td>
<td>547784</td>
<td>LogicMin4</td>
</tr>
<tr>
<td>4.034</td>
<td>15.97</td>
<td>64436</td>
<td>547867</td>
<td>LogicMin4</td>
</tr>
<tr>
<td>4.034</td>
<td>15.97</td>
<td>64435</td>
<td>547869</td>
<td>LogicMin4</td>
</tr>
</tbody>
</table>

**Pass 2, Full Timing Model, Equalizing Delays Globally ...**

<table>
<thead>
<tr>
<th>TIMING (ns)</th>
<th>AREA</th>
<th>OPTIMIZATION</th>
<th>NET CHANGES</th>
<th>crit</th>
</tr>
</thead>
<tbody>
<tr>
<td>delay</td>
<td>slack</td>
<td>inst</td>
<td>area</td>
<td>Step</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
<td>-------</td>
<td>------</td>
<td>------</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64434</td>
<td>547870</td>
<td>LogicMin1</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64434</td>
<td>547870</td>
<td>LogicMin5</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64434</td>
<td>547870</td>
<td>Gate Eater</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64434</td>
<td>547870</td>
<td>Reorder</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64434</td>
<td>547870</td>
<td>Area</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64434</td>
<td>546615</td>
<td>Area</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64434</td>
<td>546577</td>
<td>Area</td>
</tr>
<tr>
<td>4.031</td>
<td>15.97</td>
<td>64434</td>
<td>546558</td>
<td>Area</td>
</tr>
<tr>
<td>4.036</td>
<td>15.96</td>
<td>64434</td>
<td>546615</td>
<td>LogicMin2</td>
</tr>
<tr>
<td>4.036</td>
<td>15.96</td>
<td>64435</td>
<td>546248</td>
<td>LogicMin2</td>
</tr>
<tr>
<td>Time</td>
<td>Rate</td>
<td>ID</td>
<td>Size</td>
<td>Logic</td>
</tr>
<tr>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
</tr>
<tr>
<td>4.036</td>
<td>15.96</td>
<td>64388</td>
<td>546248</td>
<td>LogicMin3</td>
</tr>
<tr>
<td>4.036</td>
<td>15.96</td>
<td>64380</td>
<td>546221</td>
<td>LogicMin3</td>
</tr>
<tr>
<td>4.036</td>
<td>15.96</td>
<td>64380</td>
<td>546221</td>
<td>LogicMin4</td>
</tr>
<tr>
<td>4.036</td>
<td>15.96</td>
<td>64379</td>
<td>546221</td>
<td>LogicMin4</td>
</tr>
<tr>
<td>4.036</td>
<td>15.96</td>
<td>64379</td>
<td>546221</td>
<td>Gate Eater</td>
</tr>
</tbody>
</table>
Advanced Topics

This chapter provides a behind-the-scenes look at synthesis in Module Compiler and describes some advanced design techniques.

This chapter includes the following sections:

- Arithmetic Computation
- Multiplication
- Rounding
- Wallace Tree Reduction
- Carry-Propagate Adder Optimization
- Carry-Propagate Adder Architectures
• Ripple Adder Optimization
• Carry-Save Operands
• AND, OR, and XOR
Of all the built-in functions, the integer arithmetic functions are the most complex. These functions often have the greatest influence on the performance and area of a circuit. Addition, subtraction, and multiplication use addition as the base function.

The processes involved with addition are shown in Figure 9-1. The figures on the right show an example of the bit patterns that might exist at each stage of the process for the case of a 10 x 5 multiplication being summed with a wider signal. The carry-save bit format is shown for a case in which the carrysave attribute has been set to optimize.
After the addend generation, a potentially large queue of bits is formed. The two carry-save inputs contribute the two wide sets of bits, and the multiplication contributes the parallelogram-shaped set of bits.

After the Wallace tree reduction, which includes a partial carry-propagate reduction, there are two sections in the bit queue. The one to the right has only 1 bit per bit position and needs no further processing.
The section to the left, beginning with the bit position that contains 3 bits, must be processed by a carry-propagate adder. The final adder generator creates an output that has only 1 bit per bit position.

---

**Sign Extension**

To improve performance and avoid generating excessive hardware, Module Compiler performs sign extension by using a well-known technique in which addition by a constant is substituted for replication of the sign bit. An example of this technique is shown below:

\[
\begin{array}{cccccccccccccccc}
  & s & s & s & s & s & s & b & b & b & b & b & b & b & b & b \\
\rightarrow & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
+ & s & b & b & b & b & b & b & b & b & b & b & b & b & b & b \\
\end{array}
\]

The conversion above results in the substitution of constants for most of the variable sign bits. The drawback to this approach is that Module Compiler must invert the sign bit. Also, in the position of the original MSB, there are now 2 bits, but this is usually not a problem.

To demonstrate that this technique works, you need to look at only two cases: \( s=0 \) and \( s=1 \). If \( s=0 \), then \( s=1 \), which leads to the following:

\[
\begin{array}{cccccccccccccccc}
  & s & s & s & s & s & s & s & s & s & b & b & b & b & b & b \\
\rightarrow & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
+ & 1 & b & b & b & b & b & b & b & b & b & b & b & b & b & b \\
\end{array}
\]

---

Arithmetic Computation

9-5
Note that the answer is the correct sign-extended result, ignoring the carry-out, which is discarded. However, when dealing with carry-save formats, you do need to worry about the carry-out. When s=1, then s=0, and you can see that this scheme also works:

\[
\begin{array}{cccccccccccc}
\text{Note that the answer is the correct sign-extended result, ignoring the} \\
\text{carry-out, which is discarded. However, when dealing with} \\
\text{carry-save formats, you do need to worry about the carry-out. When} \\
s=1, then s=0, and you can see that this scheme also works:}
\end{array}
\]

The real advantage of this technique comes when many addends must be sign-extended and summed. The constants can be added in advance, resulting in no additional sign-extension hardware.

This scheme has potential problems for a few simple cases, as shown below. In this case, two signed operands that have different widths are summed.

\[
\begin{array}{cccccccccccc}
\text{The real advantage of this technique comes when many addends} \\
must be sign-extended and summed. The constants can be added} \\
in advance, resulting in no additional sign-extension hardware. \\
\text{This scheme has potential problems for a few simple cases, as}
\end{array}
\]

\[
\begin{array}{cccccccccccc}
\text{shown below. In this case, two signed operands that have different} \\
widths are summed.}
\end{array}
\]
The problem is that the original “no tricks” solution requires a simple 2-input adder. After applying the sign-extension trick, you have a problem in bit position 10, where three items must be added, including an inverted signal. Not only is this solution slower but it is also likely to be larger.

To handle this problem, all addition-based functions can use simple sign extension. Module Compiler does not perform extension when the sign bit of an addend is aligned with the sign bit of the result.

Another potential inefficiency exists when the output bit range is wider than needed. The internal sign extension works properly, but the final adder depth and width increase to propagate the carry bits to the sign-extension bits, resulting in a larger, slower circuit.

The `dirext` attribute forces direct sign extension in sum-based operations. If the attribute is set to `off`, Module Compiler performs sign extension by adding a constant value rather than by replicating the sign bit. Direct sign extension should be used for adding or subtracting two operands for different widths.

In general, it is much more efficient to compute only as many bits as you need in order to perform the sign extension after the addition-based operation. This is a manual technique.

---

**Addition and Subtraction**

Addition and subtraction result in simple addend generation. For addition, Module Compiler forms the addend generated for summation in the Wallace tree by sign-extending the input operand, as discussed previously. Module Compiler generates addends for subtracted operands by inverting, sign-extending, and adding a constant 1 to the input operand.
Multiplication

Multiplication affects only the first part of the addition operation, the generation of addends. Each multiplication architecture generates the addends in a slightly different way.

Currently, four multiplication architectures are implemented with addition: a simple non-Booth-encoded multiplier, a Booth-encoded multiplier, a sign multiplier, and a multiplier architecture optimized for squaring.

All multipliers adjust automatically to any combination of formats—signed or unsigned—at the two inputs. You can also shift the product to the left with respect to the LSB of the result.

Note:
For the purpose of describing the multiplier types in the following sections, the left input is referred to as input X and the right input is referred to as input Y.

Non-Booth-Encoded Multiplier

The non-Booth-encoded multiplier generates addends using simple logic: inverters for buffering, NOR gates for the basic partial product generators, and OR gates for the sign bits of the partial product generators.

This type of multiplier generates \( N \) partial products of \( M \) bits each, where \( N \) is the width of the \( Y \) input and \( M \) is the width of the \( X \) input. The non-Booth-encoded multiplier is relatively efficient when \( N \) and \( M \) are small numbers.
Booth-Encoded Multiplier

The Booth-encoded multiplier uses special library cells to encode the Y inputs and to generate the partial products. The number and width of the partial products are summarized in Table 9-1.

Table 9-1 Partial Products of Booth-Encoded Multiplier

<table>
<thead>
<tr>
<th>Y input with width N</th>
<th>Num PP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed, even N</td>
<td>N/2</td>
</tr>
<tr>
<td>Signed, odd N</td>
<td>(N + 1) /2</td>
</tr>
<tr>
<td>Unsigned, even N</td>
<td>N/2 + 1*</td>
</tr>
<tr>
<td>Unsigned, odd N</td>
<td>(N + 1) /2*</td>
</tr>
</tbody>
</table>

* One partial product is simple (NOR-gate-based)

<table>
<thead>
<tr>
<th>X input with width M</th>
<th>Width PP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed</td>
<td>M + 1</td>
</tr>
<tr>
<td>Unsigned</td>
<td>M + 2</td>
</tr>
</tbody>
</table>

The Booth-encoded multiplier is most efficient for signed X and Y and, in particular, signed Y with an even number of bits. This multiplier is not as efficient for narrow and/or unsigned X or Y.

The Booth-encoded multiplier provides one additional trick for free: The product X ∗ (Y + Z) can be computed at no additional cost if Z is a single unsigned bit. This operation is available via the multp function. By default, Z is 0, but you can specify a nonzero operand.
The offset can be used to your advantage in a couple of ways:

- \(-XY\) can be computed as \(X \ast (\sim Y + 1)\).
- You can use the offset to generate a “true 1” coefficient to the multiplier, by setting \(Z\) to 1 and \(Y\) to a full-scale positive number.

---

**Signed Multiplier**

The signed multiplier is used to multiply an operand (\(X\)) of any format and width by plus or minus 1 (the sign of \(Y\)). Only the sign bit of the \(Y\) input is used. If \(Y\) is negative, the result is \(-X\); otherwise, it is \(+X\). If \(Y\) is unsigned, Module Compiler issues a warning. This multiplier is specified with the `sgnmult` function.

---

**Constant Multiplier**

Multiplication of a constant by a variable operand deserves some special mention, even though no special syntax is required. The constant operand is used to generate a set of addends that are scaled versions (positive, negative, and shifted) of the variable operand.

The constant is optimized to minimize the total number of addends generated in a manner similar to, yet more efficient than, Booth encoding. This type of operation is affected by `fatype` but not by `multtype`. 
Squaring Multiplier

Expressions of the form $X \times X$ result in a special multiplier type, called the squaring multiplier, that is smaller (usually by 40 to 50 percent) and faster than a normal multiplier. The multtype has no effect on this multiplier, but fatype works the same as for other multiplier types.

Rounding

Two types of rounding are available in Module Compiler: simple and internal rounding.

Simple Rounding

Simple rounding is used to round a calculated arithmetic result at a specified bit position by adding a constant value of 1 to the bit below the rounded bit in the final result. Simple rounding is usually followed by manual truncation of the result at the rounded-bit position. This type of rounding is biased, because only the bit below the final LSB is considered in the rounding. The remaining lower bits are ignored in this operation.

To specify the rounding bit, use the round attribute. The rounding applies only to arithmetic expressions. By default, the round attribute is set to 0, which means that no simple rounding is performed. As illustrated in Figure 9-2, if round is set to 4 and the arithmetic result is assigned to an 8-bit signal called sum, 1 is added at sum[3] in the fourth bit and the new LSB is sum[4]. This extra rounding addend is added internally in the arithmetic expression, so the result reflects the effect of the rounding. The resulting signal
contains the new rounded portion plus the extra lower bits, so signal mapping or shifting is used to truncate the signal to the rounded result.

Figure 9-2  Simple Rounding

---

Chapter 9: Advanced Topics
9-12
Internal Rounding

Internal rounding is used to make a tradeoff between area and precision in arithmetic expressions. It works by truncating bits from the internal addends of an arithmetic expression. This reduces the circuit area, because fewer bits are being summed by the final adder.

Use the `intround` attribute to set the level of internal rounding. By default, the value of this attribute is 0, which means that no internal rounding is performed. Increasing the value of `intround` increases the number of bits that are discarded from the internal addends in the arithmetic expression. For example, if you set the `intround` attribute to 5, all of the bits contributing to the lower bits, up to bit 5, in the final result are discarded from the internal addends in the expression. This is illustrated in Figure 9-3, which shows an 8 x 8 multiplier with unsigned inputs and non-Booth encoding.
Figure 9-3 Internal Rounding

Internal rounding can be used in digital signal processing applications in which the input signals to the expression contain inaccuracies due to previous rounding or truncation. However, if the inputs are exact and an exact output is required, internal rounding should not be used.

Module Compiler generates a behavioral simulation file that correctly models the internal rounding bit manipulation. Use this simulation file to verify that the altered functionality due to internal rounding is acceptable.

When internal rounding is activated, Module Compiler generates an additional section in the design report called “Internal Rounding Error Analysis.” This report allows you to calculate exactly how much
error is introduced due to internal rounding in the final result. The analysis of this report is described in “Internal Rounding Examples” on page 9-16.

Small values for the intround attribute introduce very small biases in the result. For example, assume that the X and Y bits of a 16 x 16 multiplier have been rounded to 16 bits before multiplication. The multiplier has an inherent error, shown by the horizontal line in Figure 9-4. The horizontal line also represents the error generated by the rounding of the output to 16 bits.

The error due to internal rounding becomes appreciable when intround is approximately 14. Below that value, the error in the output is dominated by the error incurred by the rounding of the inputs, not by the internal rounding. Note that the error mean is much smaller than the magnitude error mean.

The area decreases as the amount of internal rounding increases. In fact, 25 percent of the area can be saved at the point where the number of internal rounding errors approaches the number of intrinsic errors. Performance improvements are insignificant unless intround is greater than 16, which indicates that more than half of the multiplier has been removed.
Internal Rounding Examples

This section provides an example of a design in Module Compiler, shows a report excerpt of internal rounding error, and covers two approaches to computing the maximum error introduced. Using one of these two approaches, you can better determine the area-versus-accuracy tradeoffs when using internal rounding.

The purpose of using internal rounding is to find additional area savings at the expense of allowed accuracy of results. To make this tradeoff, you need to interpret the Module Compiler internal rounding report to compute the maximum error introduced.
Example 9-1  Internal Rounding Error Analysis

module test (z,a,b);
directive(round=8,intround=5,multtype="booth");
input signed [8] a,b;
wire signed [16] z1=a*b;
output signed [8] z=z1>>8;
endmodule

Example 9-1 shows a multiplier that uses the intround directive for internal rounding. Whenever the intround directive is used, Module Compiler generates an internal rounding analysis report, which provides information on the extent of numerical error introduced. Module Compiler reports the rounding error as shown in Example 9-2.

Using the information from the Internal Rounding Error Analysis report (Example 9-2) can be valuable in trading off numerical precision versus additional hardware costs. You can determine the total maximum error by using a relative error approach or an absolute error approach. The relative error approach is shown in Figure 9-5.

Example 9-2  Report Excerpt of Internal Rounding Error

<table>
<thead>
<tr>
<th>Internal Rounding Error Analysis</th>
<th>Relative</th>
<th>Absolute</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td>Rnd</td>
<td>Max</td>
</tr>
<tr>
<td>---------</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>z1</td>
<td>5</td>
<td>1.66</td>
</tr>
</tbody>
</table>
The maximum internal rounding error of \(-0.84\) to \(1.66\) can be treated conservatively as +/-2 LSBs, with respect to bit 5, the internal rounding position. This is also equivalent to a +/- 1-bit error at bit 6. Simple rounding produces an error of +/-1/2, at bit 8. This is equivalent to a 1-bit error at bit 7. The total rounding error is +/- 3/4, with respect to bit 8, the new LSB.

The absolute error approach is shown in Figure 9-6. The report excerpt is repeated for convenience.

<table>
<thead>
<tr>
<th>Internal Rounding Error Analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>z1</td>
</tr>
</tbody>
</table>

Total error
\[0.5 + 0.25 = 0.75 \text{ LSBs}\]
Figure 9-6  Absolute Error Approach
Max absolute error = 53

The maximum error due to internal rounding is contributed by the bits representing 53 in the lower bits—that is, (bits 5:0) is $1/8 + 1/16 + 0 + 1/64 + 0 + 1/256 = 0.20703125$ LSBs. The maximum error due to simple rounding is 0.5 LSBs. The total absolute maximum error is $0.5 + 0.20703125 = 0.70703125$ LSBs.

Example 9-3 shows a problem that arises when intround applies to the subtraction operation and its attribute is the same as or greater than the signal width. This example is followed by two solutions.

Example 9-3  Large intround Problem

```verilog
designate Z_ir(Z,A,B,C,D);
input [16] A,B,C,D;
directive (intround=16);
wire [32] X = A*B;
wire [32] Y = C*D;
output [16] Z = (X >> 16) - (Y >> 16); // X[31:16] - Y[31:16];
endmodule
```

Total error
$0.5 + 0.20703125 = 0.70703125$ LSBs
During synthesis at the following line

```verbatim
output [16] Z = (X >> 16) - (Y >> 16);
```

Module Compiler generates the following warning:

```verbatim
Warning: (SYN92) Internal rounding set beyond msb, result will be zero!
```

The SYN92 warning appears because output Z is 0. This is because all partial products evaluate to 0 whenever `intround` applies to the subtraction operation and its attribute is the same as or greater than the signal width.

In Example 9-3, the signal width is 16 bits and the `intround` attribute is also 16 bits, which results in a partial product of 0. You can avoid this problem by using a local directive or by setting the `intround` attribute to 0 after the expressions where the rounding is applied.

**Example 9-4  Solution Using Local Directive for `intround`**

```verbatim
module Z_ir(Z,A,B,C,D);
    input [16] A,B,C,D;
    directive local (intround=16);
    wire [32] X = A*B;
    directive local (intround=16);
    wire [32] Y = C*D;
    output [16] Z = (X >> 16) - (Y >> 16); // X[31:16] - Y[31:16];
endmodule
```

In Example 9-4, the scope of a local directive applies only to the following statement. Therefore, the `intround` attribute does not apply to the subtraction operation and no synthesis error results.
Example 9-5  Solution by Setting intround to Zero

    module Z_ir(Z,A,B,C,D);
    input [16] A,B,C,D;
    directive (intround=16);
    wire [32] X = A*B;
    wire [32] Y = C*D;
    directive (intround=0);
    output [16] Z = (X >> 16) - (Y >> 16); // X[31:16] - Y[31:16]
    endmodule

In Example 9-5, the intround attribute is set to 0 before the subtraction operation. Again, the intround attribute does not affect the subtraction operation and no synthesis error results.
Wallace Tree Reduction

After Module Compiler generates all the addends with the constructs described previously, it uses the Wallace tree algorithm to reduce the number of signals to a maximum of two or three per bit position. Module Compiler automatically determines when three signals are allowed in a given bit position without degradation of the timing of the final adder.

Module Compiler uses a final carry-propagate adder to generate a binary result. This reduction happens automatically and is very efficient. It does not result in any hardware when none is needed.

You use the `maxtreedepth` directive to limit the depth, or scope, of Wallace trees. In general, large Wallace trees improve performance. However, Wallace trees are global structures and utilization suffers if the design includes very large trees. The proper use of this directive allows you to effectively create a serial connection of Wallace trees without changing the network description.

The `maxtreedepth` directive works by allowing only the number of signals in each bit position of the Wallace tree queue to reach the value of the `maxtreedepth` attribute. When Module Compiler reaches this value, it performs a Wallace tree reduction.

For example, suppose you want to build a sum of products with sixty-four 8 x 8 products. Assuming the use of a non-Booth-encoded multiplier, the middle bit positions will contain $64 \times 8 = 512$ bits, resulting in poor utilization.

Setting `maxtreedepth` to 32 causes performance degradation but significantly improves utilization. By default, Module Compiler sets this attribute to a very large number.
Carry-Propagate Adder Optimization

Module Compiler automatically breaks carry-propagate adders into multiple adders if possible and allows the greatest number of signals in each bit position. This optimization makes it possible to have 3 bits in the lowest bit of the adder without a significant area or performance penalty.

In general, Module Compiler determines what bit positions can have a carry input. If no carry input from a preceding stage is possible, the adder is broken and 3 bits are allowed in the next bit position. For example, consider the sum of signals shown in Figure 9-7.

**Figure 9-7  Carry-Propagate Adder Optimization**

This complex example, involving the sum of six different operands, illustrates several concepts. Because of the breaks between the operand groups, the problem can be solved with three small adders. The three adders operate in parallel and are smaller and faster than a single large adder.

In addition, 3 bits are allowed at points A, B, and C without invocation of a Wallace tree reduction, even though point A is not the first bit of the stage. Note that the bits to the right of A are not input to any carry-propagate adder.
Less-sophisticated approaches might solve this problem with a Wallace tree reduction, because of the bits at C and B (and perhaps even at A), and generate a single carry-propagate adder.

Carry-Propagate Adder Architectures

For most computations, you want a binary result and need to use a final carry-propagate adder. Module Compiler provides several carry-propagate microarchitectures. Each has advantages and disadvantages. These \texttt{fatype} attributes are summarized in Table 9-2.

Table 9-2 \texttt{fatype} Attributes

<table>
<thead>
<tr>
<th>\texttt{fatype}</th>
<th>Description</th>
<th>Area</th>
<th>Delay</th>
<th>Use arrival times</th>
<th>Use desired delay</th>
<th>When used as the default</th>
</tr>
</thead>
<tbody>
<tr>
<td>aofcla</td>
<td>Area-optimized fast-carry-lookahead</td>
<td>Dynamic</td>
<td>$O(\log_2(n))$</td>
<td>No</td>
<td>No</td>
<td>Never</td>
</tr>
<tr>
<td>cla</td>
<td>Carry-lookahead</td>
<td>$O(n)$</td>
<td>$O(\log_2(n))$</td>
<td>No</td>
<td>No</td>
<td>pipeline=on</td>
</tr>
<tr>
<td>clsa</td>
<td>Carry-lookahead-select</td>
<td>Variable ripple-&gt; fastcla</td>
<td>Variable ripple-&gt; fastcla</td>
<td>Yes</td>
<td>Yes</td>
<td>pipeline=off</td>
</tr>
<tr>
<td>csal (fastcla)</td>
<td>Carry-select</td>
<td>$O(n)$</td>
<td>$O(\log_2(n))$</td>
<td>No</td>
<td>No</td>
<td>pipeline=off</td>
</tr>
<tr>
<td>ripple</td>
<td>Ripple</td>
<td>$O(n)$</td>
<td>$O(n)$</td>
<td>No</td>
<td>No</td>
<td>Never</td>
</tr>
</tbody>
</table>

Chapter 9: Advanced Topics
9-24
When you set `fatype` to its default value of `auto`, Module Compiler uses basic heuristics to select from the `cla`, `clsa`, or `fastcla` final adder types. No automatic selection is done for the other architectures. To achieve the best synthesis results, Synopsys advises manually specifying the `fatype` based on the architecture exploration results.

The `aofcla` adder is a 1-to-1,024-bit carry-propagate microarchitecture. Compared to fast adders such as `fastcla`, `aofcla` reduces area with little or no increase in timing.

In general, the `aofcla` adder offers a 20 to 40 percent reduction in area, compared to the `fastcla` adder; is comparable or superior in performance to the `fastcla` and `clsa` adders; and, for lower bit-widths, is superior in both area and timing to the `fastcla` adder. However, performance and area depend on the specific design and the technology library.

The `cla` adder uses a sparse carry tree that roughly doubles the delay—actually $2 \times (\log_2(n) - 1)$—in the carry tree relative to the `fastcla` adder but provides significant area savings. Because the tree is sparse, there is much slack on many of the nets, making logic optimization very successful for this structure.

### Table 9-2  `fatype` Attributes (Continued)

<table>
<thead>
<tr>
<th><code>fatype</code></th>
<th>Description</th>
<th>Area</th>
<th>Delay</th>
<th>Use arrival times</th>
<th>Use desired delay</th>
<th>When used as the default</th>
</tr>
</thead>
<tbody>
<tr>
<td>ripple_alt</td>
<td>Ripple</td>
<td>O(n)</td>
<td>O(n)</td>
<td>No</td>
<td>No</td>
<td>Never</td>
</tr>
</tbody>
</table>

Carry-Propagate Adder Architectures

9-25
The **clsa** adder is a good general choice, especially with large delay skews, but it does not pipeline well. It is by far the most flexible architecture and automatically creates a structure ranging from a **ripple** to a **fastcla** adder, depending on the desired delay.

The **csa** adder is not a particularly high-performance adder, at best achieving only $O(\frac{1}{n})$ delay. In reality, the growing loading on the carry-select lines degrades performance below the expected level.

When pipelining is enabled, Module Compiler attempts to break the **csa** adder into stages that fall into different pipeline sections, instead of allowing pipelining inside a stage. This addition to the algorithm often provides an advantage when there are large delay skews, as in a multiplier.

The **fastcla** adder is usually the fastest architecture, but it is also the largest. It uses a dense carry tree to propagate the carries to each bit, in only $\log_2(n)$ inverting AND-OR delays.

Besides the carry tree, an XOR delay occurs in the sum generation and one NAND delay occurs in the initial G and P generation. The fanouts on the drivers in the carry tree are constant, yet the actual routing complexity grows with the number of bits. This structure is very balanced and tends to improve only minimally during logic optimization.

The **ripple** adder is a small, slow adder structure. This architecture produces speed-efficient ripple adders. It maps to an alternating polarity chain of full adders with inverted carry-ins and carry-outs.

The **ripple_alt** adder—another small, slow structure—is most useful for generating area-efficient ripple adders. It uses only simple full-adder cells.
The ripple and ripple_alt adders are technology independent and are most useful for noncritical portions of the design. Module Compiler can automatically choose the ripple adder that best satisfies design constraints. For more information, see “Ripple Adder Optimization.”

Ripple Adder Optimization

There are two types of optimized ripple adder architectures: inverting and noninverting. You can specify either of these architecture types as being optimized for speed or size.

Use the archetype and archopt Module Compiler Language attributes to control the ripple adder architecture. Use the archetype attribute to control the architecture of the ripple adder (inverting versus noninverting). Use the archopt attribute to set the optimization goal for the ripple adder. The default value for both attributes is auto; however, you can set the Module Compiler environment variables dp_archtype and dp_archopt to change the default values for the archetype and archopt attributes, respectively.

Use fat=ripple to specify that a ripple adder is used for the final adder.

- You can set archetype to the following values:
  - auto maps to the best synthesized architecture before logic optimization, based on the archopt attribute setting.
  - inverting maps to the existing fatype=ripple attribute setting, providing backward compatibility. This setting is used with archopt set to none.
- noninverting maps to the existing fatype=ripple_alt attribute setting, providing backward compatibility. This setting is used with archopt set to none.

- You can set archopt to the following values:
  - speed maps to a speed-optimized ripple adder cell selection.
  - size maps to an area-optimized ripple adder cell selection.
  - auto maps to the specified design goal. By default, the design goal is set to speed, unless you set the dp_opt Module Compiler environment variable to size.
  - none provides backward compatibility. This setting is used with archetype set to inverting or noninverting.

The scope of these attributes is similar to other Module Compiler Language attributes, in that the attribute is in effect until it is reset in a subsequent directive.
The following table shows how to use the new archetype and archopt attributes to optimize ripple adders.

**Table 9-3  Ripple Adder Attribute Settings**

<table>
<thead>
<tr>
<th>fatype</th>
<th>archetype</th>
<th>archopt</th>
<th>Resulting architecture</th>
</tr>
</thead>
<tbody>
<tr>
<td>ripple</td>
<td>inverting</td>
<td>none</td>
<td>Old speed-optimized architecture, previously (\text{fatype}=\text{ripple})</td>
</tr>
<tr>
<td>ripple</td>
<td>noninverting</td>
<td>none</td>
<td>Old area-optimized architecture, previously (\text{fatype}=\text{ripple}_\text{alt})</td>
</tr>
<tr>
<td>ripple</td>
<td>auto</td>
<td>speed</td>
<td>New speed-optimized architecture</td>
</tr>
<tr>
<td>ripple</td>
<td>auto</td>
<td>size</td>
<td>New area-optimized architecture</td>
</tr>
<tr>
<td>ripple</td>
<td>auto</td>
<td>auto</td>
<td>Select new architecture based on the (\text{dp}_\text{opt}) (optimization) setting</td>
</tr>
</tbody>
</table>

**Carry-Save Operands**

The carry-propagate adders cost a great deal in terms of delay and area. In some cases, it is essential to avoid them. For such cases, it is possible to bypass the final adder and leave the output in carry-save format.

**Note:**

You cannot model carry-save operands behaviorally until they have been added to another operand, and then only if no significant bits have been lost through bit ranging or other nonlinear operators. They are modeled just like normal binary signals.
You can select three varieties of carry-save signals by changing the `carrysave` attribute, as summarized in Table 9-4:

<table>
<thead>
<tr>
<th>carrysave</th>
<th>Constants</th>
<th>Maxbits</th>
<th>Ripple add</th>
<th>Module Compiler Language use</th>
</tr>
</thead>
<tbody>
<tr>
<td>off</td>
<td>Merged</td>
<td>1</td>
<td>No</td>
<td>Evaluate binary result (default)</td>
</tr>
<tr>
<td>on</td>
<td>Not merged</td>
<td>3</td>
<td>No</td>
<td>When summed with a carry-save signal</td>
</tr>
<tr>
<td>optimize</td>
<td>Merged</td>
<td>3</td>
<td>Yes</td>
<td>When summed with a critical noncarry-save signal</td>
</tr>
<tr>
<td>convert</td>
<td>Merged</td>
<td>2</td>
<td>No</td>
<td>Access carry-save signals individually, using the <code>csconvert</code> function</td>
</tr>
</tbody>
</table>

When the `carrysave` attribute is set to `on`, the resulting signal does not have constants merged with variables, because it is expected to be summed with another carry-save signal with unmerged constants. Merging the constants early hurts performance and area. It allows up to 3 bits (actually three signals and one constant) in each bit position.

If only 2 bits were allowed, half-adders, which are very inefficient, would have to be used. They convert two input signals into two output signals, resulting in virtually no reduction. Half-adders are for use only immediately before the final addition.

The `optimize` carry-save signal has a lower total number of bits that must be summed with a non-carry-save signal. The assumption here is that the other inputs to the sum are more critical and should not be slowed further. Module Compiler merges constants and performs ripple addition on the LSBs to remove as many bits as possible without increasing the delay.
The **convert** carry-save signal is the traditional carry-save signal and is required when you convert a carry-save operand to two signed operands. It has no more than 2 bits in any bit position.

You can use a carry-save signal in only a few circumstances:

- It can be added, subtracted, or compared (>, >=, <, <=) with any operand and optionally shifted by a constant.
- It can be input to `sreg`, `preg`, or any `eqreg`.

Due to limitations of the current implementation, you should declare the carry-save signals with a bit-width. However, during synthesis, the true bit range is determined automatically and the user-provided range is ignored.

You should write all code with actual bit ranges, even for the carry-save signals. By doing this, you can toggle the `carrysave` attribute to attempt carry-save as well as binary implementations without any other code changes.

Note that the assignment operator alone always converts a carry-save signal to binary, regardless of the setting of the `carrysave` attribute. To have the assignment produce a carry-save signal, use the `+` operator, as shown in Example 9-6.

**Example 9-6  Producing a Carry-Save Signal**

```plaintext
directive (carrysave = "on");
Z2 = A+B;    //Z2 is a carrysave
Z3 = +Z2;    //Z3 is a carrysave
Z4 = Z3;     //Z4 is not a carrysave
```

In Example 9-7, a simple 32 x 32 multiplication is broken into four pieces that are kept in carry-save format. The four carry-save signals are summed to yield the final 64-bit product.
Example 9-7  Example of carrysave Usage

module mult32 (Z,X,Y);
  input [32] X;
  input [32] Y;
  output [64] Z;
  // no final adders for Z0,Z1,Z2,Z3

directive(carrysave="on");
wire [1] Z0,Z1,Z2,Z3;
Z0=Y[8]*X;
Z1=Y[15:8]*X;
Z2=Y[23:16]*X;
Z3=Y[31:24]*X;

directive(carrysave="off");
Z=Z0+(Z1<<8)+(Z2<<16)+(Z3<<24);
  //Z must have final adder
endmodule

Individually Accessing Carry-Save Signals

The csconvert function allows you to access carry-save signals individually. It is important that you pay attention to the rules that govern the usage of csconvert, because if they are not followed, an RTL-versus-gate mismatch can occur.

Using csconvert is recommended only for experienced datapath designers, and it is recommended that you have experience with datapath design in Module Compiler prior to using this function.

When you are using csconvert, it is also recommended that you use the gate-level netlist for full functional verification.
Using the csconvert function

You need to use csconvert only to gate or MUX signals that are in carry-save format. Many designs do not need this feature. Example 9-8 shows an example of the usage of csconvert.

**Example 9-8  csconvert Usage**

```
module csconverter (x, y, z);
  input unsigned [3] x, y;
  output [6] z;
  directive (carrysave = "convert", multtype = "nonbooth");
  wire [1] prod = x*y; // width and format are irrelevant
  wire unsigned [6] p0, p1; // width and format are relevant
  csconvert (p0, p1, prod);
  // Turn off carrycave before final addition
  directive (carrysave = "off");
  z = p0 + p1; //binary result
endmodule
```

There are a few things to note in Example 9-8:

1. Set the **carrysave attribute**.
   
   ```
   carrysave = convert
   ```

   Other values of the **carrysave attribute**—on and optimize—do not work and lead to an error message if set.

2. Declare the width and format of the carry-save terms.
   
   ```
   wire unsigned [6] p0, p1;
   ```

3. **Use the csconvert function**.
   
   ```
   csconvert(p0, p1, prod)
   ```

   The sum and carry values are now represented by wires p0 and p1, respectively.
4. Turn the `carrysave` attribute to `off` before the final addition.

```verbatim
directive (carrysave = "off");
z = p0 + p1; //binary result
```

**Example 9-9  Example of a Carry-Save Accumulator**

```verbatim
module acc(Z,X,RESET);
    input signed [8] X;
    output signed [8] Z;
    input [1] RESET;
    wire signed [8] ACC0,ACC1,X1,XPR,ZA,RZA0,RZA1;
    wire signed [10] ZA0,ZA1; //determined from acc.report
    ACC0=sreg(RZA0); //need two sreg calls for carrysave
    ACC1=sreg(RZA1);

directive(carrysave="convert");
//must use the convert option here
    ZA=X+ACC0+ACC1;
    csconvert(ZA0, ZA1, ZA);
//generate two signed signals,ZA0,ZA1

directive(MUXtype="andor");
//now we can MUX the carrysave signal
    RZA0=RESET ? ZA0 : 0; //to allow the loop to be reset
    RZA1=RESET ? ZA1 : 0;

directive(carrysave="off",fatype="clsa");
    Z = ACC0 + ACC1;
endmodule
```

**Example 9-9** uses a carry-save accumulator. In this case, the `csconvert` function is required in order to allow the feedback of the carry-save signal.
Guidelines for csconvert Usage

The following guidelines must be strictly followed for correct usage of csconvert.

1. Correctly declare the width and format of the sum and carry terms.

   You can determine the correct width of the sum and carry bits by looking at the “COMPUTED OPERANDS” subsection of the “Operand Summary” section of the Module Compiler design report (see Example 9-10).

   The internal signals p0_mc_Z1_ and p0_mc_Z2_ contain the values of sum and carry terms. The bit ranges associated with these signals are the widths needed for csconvert to function correctly.

   In Example 9-10, signal p0_mc_Z1_ has a bit range of [6:0] and signal p0_mc_Z2_ has a bit range of [5:0]. Because it is not apparent from the design report which internal signal is the sum term and which internal signal is the carry term, you should be conservative and use the higher bit range value, [6:0].

   The correct width of the sum and carry terms is often greater than you expect. A greater width is necessary for proper sign extension if the sum and carry bits are signed. Therefore, correctly declaring the width of the sum and carry terms involves a two-pass process to first see what the width is and then to set the correct width in your Module Compiler code.

   **Pass 1:** Define some arbitrary values for the width of the sum and carry terms. After running Module Compiler synthesis and optimization, check the design report (see Example 9-10) for the correct values of the sum and carry terms described above.
Pass 2: Replace the arbitrary values of the sum and carry with the correct values, and rerun Module Compiler.

Example 9-10  Design Report First Run, Operand Summary

Operand Summary

<table>
<thead>
<tr>
<th>COMPUTED OPERANDS</th>
<th>BITRANGE</th>
<th>FORMAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>p0</td>
<td>[5:0]</td>
<td>unsigned</td>
</tr>
<tr>
<td>p0_mc_Z1_</td>
<td>[6:0]</td>
<td>signed</td>
</tr>
<tr>
<td>p0_mc_Z2_</td>
<td>[5:0]</td>
<td>signed</td>
</tr>
<tr>
<td>p1</td>
<td>[5:0]</td>
<td>unsigned</td>
</tr>
<tr>
<td>prod</td>
<td>[6:0]</td>
<td>signed</td>
</tr>
<tr>
<td>z_1_</td>
<td>[5:0]</td>
<td>unsigned</td>
</tr>
</tbody>
</table>

2. RTL preservation requirements of the sum and carry terms dictate the following limitations:

a. You cannot truncate LSBs.

Consider Example 9-8. You cannot do

\[(p0\ll 3) + (p1\ll 3)\]

because truncating the inputs of an adder is not the same as truncating the outputs of an adder.

b. You cannot easily sign-extend MSBs.

You must declare the format of sum and carry signals as signed if any of the following is true:

− If you use a Booth multiplier, you will get signed partial products and, therefore, signed sum and carry terms.
− If any multiplier input or addend is signed, you will get signed sum and carry terms.
If all the partial products and addends of the multiplier are unsigned, sum and carry terms can be unsigned. This applies, for example, to A * B if A and B are unsigned and the multiplier type is non-Booth.

c. You cannot look at the bits. In other words, you cannot take a bit range of sum and carry or assign individual bits to signals. You must consider them as a bus.

Sum and carry bits can be simultaneously reset (gated).

d. You cannot use sum and carry as module output. You must convert them to regular binary before using them as module output.

As long as the above rules are not violated, the RTL simulation model will be bit- and cycle-accurate when you use csconvert. There might be some carry-save designs that violate these rules.

Be sure to do all functional verification with the gate-level netlist.

---

**AND, OR, and XOR**

Each of these functions computes a bitwise logical function over the inputs. As with the addition-based functions, any number of inputs can be accommodated and degenerate cases can be handled efficiently.

Missing bits are treated as 0. For OR and XOR, there should be no confusion, because the 0s do not change the result. However, for AND, a 0 in any bit position causes the result for that bit position to be 0.
Module Compiler directly supports the inversion of any input, including the missing bits that are inverted to 1s. You can implement NAND and NOR by inverting all the inputs and using the complementary function.

Shifting, selecting, and bit-ranging the output operand format occurs in the same manner as addition-based functions. You accomplish sign extension of inputs in the direct manner.

There are only two stages in the generation of the result: signal gathering and Wallace tree reduction.

Because there is no interaction between bits, the Wallace tree algorithm is used to reduce the inputs down to the final binary result. It has been modified slightly to allow true as well as inverted bits in the Wallace tree queue to increase the use of inverting logic, which is generally faster and smaller than noninverting logic.

Each function can be optimized for speed or area. There is no direct control over speed or area optimization, except through the current optimization criterion: The circuit is optimized for speed unless the delay goal set is very large, in which case these functions are optimized for area.

The AND and OR operations are particularly sensitive to the optimization style, because of the wide range of cells available (for example, two to eight inputs).
This chapter describes pipelining capabilities in Module Compiler and includes the following sections:

- Pipeline Overview
- Design Retiming in Design Compiler
- Automatic Input and Output Registering
- Pipelining Flows and Concepts
- Handling Latency
Pipeline Overview

Module Compiler provides the following pipeline capabilities:

- User-specified pipeline latency
- Automatic input and output registering
- Automatic and manual pipelining
- User-specified input and output latency
- Support for `ensreg` with `pipestall`

The Module Compiler pipelining design flow is shown in Figure 10-1.

Figure 10-1  Pipelining Design Flow
As shown in Figure 10-1, the inputs to Module Compiler include specifying output signal latency, which is discussed later in this guide. For output, Module Compiler provides a retimed gate-level netlist.

You can specify output signal latency constraints and enable other pipelining capabilities using the Module Compiler GUI or the Module Compiler environment variables.

---

**Design Retiming in Design Compiler**

The benefits of design retiming are

- Balanced paths, which result in faster circuits without narrow or wide sections
- Reduced area, due to the reduction in flip-flops wherever possible in the design, because registers are moved from wider sections of logic to narrower sections

**Note:**

The retiming capability within Module Compiler is no longer supported. To run Design Retiming, you must use register retiming in Design Compiler.

Design retiming does not change the latency of a design. Figure 10-2 gives an overview of retiming.
If the delay goal is met for the post-optimized netlist, you can still perform retiming to reduce area. Module Compiler also permits you to specify output latencies in your design. Module Compiler can also automatically register output signals.

**Automatic Input and Output Registering**

As shown in Figure 10-3, click one or both of these check boxes to enable automatic input registering or automatic output registering.

- Automatic input registering—Registers the input of the Module Compiler design
• Automatic output registering—Registers the output of the Module Compiler design

For Figure 10-3 and Figure 10-4 assume that your Module Compiler design has input signals that are fed by general logic created in Design Compiler. It is a good methodology to enable automatic input registering to avoid passing continuous residual time delay from the general logic portion synthesized by Design Compiler to the datapath logic synthesized by Module Compiler.
Similarly, in order not to pass any residual continuous time delays at the end of the datapath block synthesized by Module Compiler to another block outside of the Module Compiler block, it is a good methodology to enable automatic output registering. This is shown in Figure 10-4.
Figure 10-4  Automatic Output Registering

Before Output Registering

Module Compiler Design  Design Compiler General Logic

Residual continuous time delay
Last register in the datapath logic

After Output Registering

Module Compiler Design  Design Compiler General Logic

Residual continuous time delay reset to 0 at the output of the Module Compiler block
To enable automatic output registering through the Module Compiler GUI, enter the following at the UNIX prompt:

```
% mcenv dp_register_output +
```

To disable automatic output registering, enter the following at the UNIX prompt:

```
% mcenv dp_register_output -
```

Note:
The variable `dp_register_input` is automatically set to `-` (minus) because setting it to `+` (plus) results in the renaming of the input port names, which causes incompatibility with the port names generated during `read_mcl`.

---

**Input Registering With pipestall, Clear, or Preset**

If you enable input registering and set signals through the `enable` (or `pipestall`), `async_clear`, or `async_preset` directives, you cannot set these directives after your input declarations; if you do, an error will result. This is because the same group cannot have different pipestall, clear, or preset signals.

To correct this error, use separate groups or declare these directives before the input declaration. It is also important to note that the input registers do not have pipestall, clear, or preset signals. The following examples present a problem and give two solutions. Assume for **Example 10-1** to **Example 10-3** that input registering is enabled.

**Example 10-1  Error: Two Different pipestall Signals in a Group**

```
input [8] a;  // input registers set to none, in group misc
directive (pipestall = "enab", pipeline = "on")
z = a * b;  // pipeline registers set to enab, in group misc
```

Chapter 10: Module Compiler Pipelining

10-8
Example 10-2  Solution: Move pipestall Directive Before Input

```
// move pipestall directive before input
directive (pipestall = "enab", pipeline = "on")
input [8] a;  //input registers set to enab in group misc
z = a * b;   //pipeline registers set to enab in group misc
```

Example 10-3  Solution: Use Another Group Solution

```
input [8] a;  // input registers set to none, in group misc
directive (group = "first", pipestall="enab", pipeline="on")
z = a * b;   //pipeline registers set to enab in group first
```

Pipelining Flows and Concepts

The following sections discuss the three pipelining flows. You can choose manual pipelining, which uses the `preg` function; automatic pipelining, which uses the `pipeline` attribute; or user-specified output latency, which uses the `ResolveLatency` and `ResolveLatencyLoop` functions.

Manual Pipelining

For manual pipelining, the `preg` function provides shift registers built from pipeline registers with a fixed length that is known in advance. This function requires one input, one output, and the integer register length to be passed to it.

When you require access to the shift register taps, for a register of length $n$, you must pass as many as $n + 1$ outputs to the function at the end of the parameter list. The first is connected to the input, the second is the output of the first tap, and the last is the output of the $n$th tap.
Automatic Pipelining

The *pipeline* attribute enables and disables automatic pipelining. When automatic pipelining is enabled, Module Compiler inserts registers automatically (with a corresponding increase in latency), when the delay goal is exceeded. To control the increase in latency you can use the `ResolveLatency` and `ResolveLatencyLoop` commands. For more information, see “Resolving Latency” on page 10-13.

The pipelining is performed in a general and fine-grained (individual instance) level, so any structure can be pipelined automatically. Automatic pipelines can fall inside any structure and work in conjunction with manual pipelines generated by `preg`.

For additional information, see “Automatic Input and Output Registering” on page 10-4.

User-Specified Output Latency

To enable user-specified output latency, you use the `ResolveLatency` and `ResolveLatencyLoop` functions. When you enable user-specified output latency, you can disable pipelining.

*Example 10-4* shows how the `ResolveLatency` function is used to specify an output latency of 2.

*Example 10-4  User-Specified Output Latency, ResolveLatency*

```vhdl
directive (pipeline="off");
input [8] a, b;
wire [16] w = a * b;
z = ResolveLatency (w, 2); //Z is an output signal
```
Except for pipeline registers introduced by the `ResolveLatency` function, Module Compiler does not touch other registers when balancing pipeline registers.

You must run register retiming in Design Compiler when you specify output latency without automatic pipelining; otherwise you get poor results. This is because Module Compiler places all registers together at the output of the design. By running retiming, you allow Design Compiler to move registers into your design, which properly balances the pipeline registers across the datapath logic. For more information, see the *Design Compiler Reference Manual: Register Retiming*. Figure 10-5 shows the placement of registers to balance the pipeline.

*Figure 10-5  Retiming to Balance Pipeline Registers*

![Without Pipeline Retiming](image1)

Without Pipeline Retiming

![With Pipeline Retiming](image2)

With Pipeline Retiming
Given that the latency and the delay goal (clock period) are directly related, it is not always possible to meet both goals at the same time when only output latency is specified. After placing the pipeline registers, Design Compiler appropriately balances the registers in the design. As a result of these steps, the delay might not be met for a given latency goal, so the latency goal gets higher priority than the delay goal.

### Stalling

You can stall all synthesized flip-flops, whether they are state or pipeline registers, by setting the `enable` (previously `pipestall`) attribute to the name of the stall control signal. See “The enable (pipestall) and clockIn Signal Declarations” on page 6-69. By default, the pipeline is not stalled. The pipeline stalls when the stall control signal is low.

### Support for ensreg With pipestall

You can use `ensreg` with `enable` or `pipestall`. To use these two together, set the Module Compiler environment variable `dp_new.behav_model` to `+` (plus). The default value of this variable is `-` (minus). Setting `dp_new.behav_model` to `+` enables Module Compiler to place registers at the operator boundaries. If this variable is not set to `+` and if `ensreg` and `pipestall` are used together, a gate-to-RTL mismatch can result.
Handling Latency

The following sections discuss how to enable pipelining by using the ResolveLatency and ResolveLatencyLoop functions, the eqreg, eqreg1, and eqreg2 equalization functions, and the enable attribute.

The sections include

- Resolving Latency
- User-Specified Input Latency
- Matching Latency
- Pipeline Loaning

Resolving Latency

Both the ResolveLatency and the ResolveLatencyLoop functions set a section of code to a desired latency level. They work with the pipeline directive set to on. Example 10-5 and Example 10-6 give specific usages of these functions.

Example 10-5  ResolveLatency

```verilog
module resolve1 (Z, A, B);

directive(pipeline="on", delay=5000);
input [16] A, B;

wire [32] Z_temp = A * B;
output [32] Z = ResolveLatency (Z_temp, 3);
// user-defined latency of 3
endmodule
```
Example 10-6  ResolveLatencyLoop

module resolve2(Z, A, B);
    directive(pipeline="on", delay=5000);
    input [16] A, B;

    wire [32] Z_temp = A * B;
    output [32] Z = ResolveLatencyLoop (Z_temp, 4);
    // user-defined latency of 4
endmodule

Example 10-5 uses the ResolveLatency function with a specified latency of 3. Example 10-6 uses ResolveLatencyLoop with a specified latency of 4. Using the ResolveLatencyLoop in Example 10-6 results in a registered output (sreg), which does not increase the latency. Both examples result in a latency of 3.

Figure 10-6 shows the summary table after the two examples are run.

**Figure 10-6  ResolveLatency* Example Results**

<table>
<thead>
<tr>
<th>Ind</th>
<th>Module</th>
<th>Area</th>
<th>Delay</th>
<th>Latency</th>
<th>Power</th>
<th>Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>resolve1</td>
<td>4195</td>
<td>5.71</td>
<td>3</td>
<td>0.015</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>resolve2</td>
<td>4387</td>
<td>5.71</td>
<td>3</td>
<td>0.015</td>
<td></td>
</tr>
</tbody>
</table>

In Figure 10-6, the area resulting from the ResolveLatencyLoop example (Example 10-6) is slightly larger than the result from the ResolveLatency example (Example 10-5), because Module Compiler has created an additional sreg with ResolveLatencyLoop.
Figure 10-7 and Figure 10-8 show the differences between ResolveLatency and ResolveLatencyLoop. In these diagrams, the cloud represents logic. ResolveLatencyLoop inserts sreg at the end of the pipelined section of code. This sreg does not increase the latency, so the latency between ResolveLatency and ResolveLatencyLoop is the same.

**Figure 10-7  Latency for ResolveLatency Example**

Use ResolveLatency for a feed-forward path of a design. The latency specified can be 0 or greater. Also, ResolveLatency does not guarantee that the output will be registered.

**Figure 10-8  Latency for ResolveLatencyLoop Example**

Use the ResolveLatencyLoop functions at the end of a feedback loop. For both of these functions, the desired latency must be specified. For ResolveLatencyLoop, the latency specified can be 1 or greater. Also, ResolveLatencyLoop ensures that the output will be registered.
The *ResolveLatency* and *ResolveLatencyLoop* functions are covered in more detail in the *Module Compiler Reference Manual*.

### User-Specified Input Latency

Formerly, Module Compiler assumed that all inputs had no (0) latency. You can specify input signals that arrive at different latency levels by using the *SetLatency* function, which is similar to *ResolveLatency*. This function works only on input signals and increments only the internal latency counter; it does not create any registers. Accordingly, only the Module Compiler latency counter is incremented. The following example shows how the *SetLatency* function is used.

```plaintext
input [8] a, b, c;
/* assume a has latency=5, b has latency=2, c has latency=0 */
SetLatency (a, 5);
/* now input a to five levels of latency, no FF insertion */
SetLatency (b, 2);
/* set input b to two levels of latency, no FF insertion */
/* setting signal c with latency=0 is optional */
SetLatency (c, 0);
```

For output, Module Compiler pipeline capabilities properly handle the gate-level netlist and the RTL simulation model. When required, Module Compiler ensures that for the gate-level netlists, the signals are properly balanced, as shown in Figure 10-9.

In addition, Module Compiler automatically puts pipelined registers at operator boundaries if *SetLatency* is used, as shown in Figure 10-10.
Handling Latency

**Figure 10-9  Pipeline Registers at Outputs**

1999.10 or Previous Module Compiler Versions

Original design in Module Compiler Language
a has no input latency
b has no input latency

After synthesis and optimization:
RTL, with no input latency specified
a has no input latency
b has no input latency

**Figure 10-10  Pipeline Register at Operator Boundaries**

2000.05 or Later Module Compiler Versions

Original design in Module Compiler Language
a has two levels of input latency
b has no input latency

After synthesis and optimization:
RTL, with input latency specified
a has two levels of input latency
b has no input latency

Handling Latency
10-17
Because the registers are at the operator boundaries, the behavioral models look different from when all the pipeline registers are at the output. However, the simulation works as expected.

You must pay attention to the RTL simulation models when you specify input signal latencies in Module Compiler Language. The simulation testbench must offset the number of clock cycles specified as input latencies; otherwise, the simulation fails.

**Matching Latency**

You use the equalization functions, `eqreg`, `eqreg1`, and `eqreg2` to build pipeline shift registers with a length determined during synthesis (see Example 10-7). You use the `eqreg1` function to achieve a desired latency for a signal.

The function takes the input signal and the desired latency as inputs. You use the `eqreg` function when the latency of a signal should match the maximum latency from a group of signals. You use the `eqreg2` function when the latency of a signal should match the sum of the latencies of a group of signals.

In each case, the function constructs a shift register with the length required to increase the input signal latency to the desired value. If the input latency exceeds the desired latency, an error message is generated during synthesis.
Example 10-7  Latency Equalization

X = eqreg(A, 3, B, C, D);
// length is equal to max(lat(B), lat(C), lat(D)) - lat(A)

X = eqreg1(A, 3);
// length is equal to 3 - lat(A)

X = eqreg2(A, 3, B, C, D);
// length is equal to lat(B) + lat(C) + lat(D) - lat(A)

X = preg(A, 2, B, C, D);
// B is A delayed 0, C = A delayed 1, etc

Pipeline Loaning

The pipeline loaning option is based on the concept that certain structures, primarily digital filters of various types, require the input data to be delayed.

The direct implementation uses a state shift register at the input to generate the delayed versions of the input. The inputs and the outputs of the shift registers are then fed into a combinational function for computation of the result.

For symmetric functions, the critical path starts at the input to the shift register. When they are all at the input, the registers are “wasted,” in the sense that they are not being used to break up or isolate the critical paths.

The concept of pipeline loaning is to convert some of the state registers into pipelines that can be used later to improve performance without increasing latency. The first \( n \) taps of the shift register are removed. They are replaced by buffers that are later removed by the logic optimizer. This has the net effect of progressively decreasing the latency at each point where a register
was replaced, effectively making negative latencies possible. These signals with reduced latency can now be pipelined without an increase in the original latency.

If all the registers are removed from the input, the transposed form seen in many digital signal processing textbooks results. The transposed architecture suffers, in general, from an excessive use of flip-flops to improve performance.

Pipeline loaning allows the architecture to move smoothly between the direct form and the transposed form, without the need to change the network description (except for the parameter $n$). In addition, because a small value of $n$ generally provides most of the benefit, pipeline loaning results in areas close to that of the direct form and performance close to that of the transposed form.

To use pipeline loaning, write the network description to reflect the direct form. Set the number of stages to loan for pipelining as a parameter. You need to set a reasonable delay goal. For example, don’t optimize for speed, even if pipelining is not enabled. You do not need to enable pipelining, because pipeline loaning requires pipelining for proper operation. If you set the delay goal too low, Module Compiler can quickly use up the pipelines, providing little or no benefit.

The current delay goal determines where Module Compiler places the loaned pipelines. When a result includes all the shift register inputs and outputs, you can set the delay goal to any value, because Module Compiler has completed pipeline loaning.
Follow these steps and answer these questions to specify the parameter \( n \):

1. Start with \( n = 0 \) and a realistic delay goal.
2. Is the delay goal met?
3. If yes, quit; if not, increment \( n \).
4. Did performance improve?
5. If not, go back to previous \( n \) and quit; otherwise, continue.
6. Is \( n \leq \text{len} \)?
7. If yes, go to 2; if not, go back to previous \( n \) and quit.

If the outputs of the shift register are the only operands that are connected to the combinational function, such as a fixed coefficient filter or correlator, this technique works transparently.

You need to consider a couple of issues, particularly when other operands enter the function along with the shift register outputs. One case in which this situation occurs is with the variable coefficient FIR filter.

Assume that the coefficients and the shift register input have a latency of 0. The outputs of the shift register now appear to have a negative latency. When the coefficients merge with these negative latency signals at the multiplier, the shift register outputs are delayed to bring them back to latency 0, undoing the entire pipeline loaning. The latency of the coefficients needs to be “hidden” to avoid the latency deskewing.
In addition, the latency from the coefficients to the outputs is now different. The latency for the coefficient corresponding to the ith tap of the shift register is as follows:

\[ \begin{align*}
    &i \text{ if } i \leq n \\
    &n \text{ if } i > n
\end{align*} \]

This change in latency from the coefficients to the outputs can affect the performance of your algorithm.

Another issue can arise if the signals with decreased latency are not merged with a signal with normal (unadjusted) latency, because the initially requested latency has been removed. For example, an output of the shift register with pipeline loaning can be connected directly to a module output. Module Compiler checks all outputs to see if any “loaned” latency exists and corrects this situation automatically.

These points are illustrated in Figure 10-11. The direct-form implementation of a simple circuit that counts the number of 1s in a data stream is shown first, with all state registers Ss. All signals have a latency of 0. The problem is that the critical signal, DATA IN, is not isolated from the less-critical shift register outputs.
The pipeline loaning solution is shown in Figure 10-12 for two loaned stages. Note that the first two shift register taps have been removed and the latencies have been adjusted. Now, the least-critical signals (with latency −2) are summed first. A pipeline register is automatically inserted when the delay exceeds the current delay goal or the signal with latency −1 is encountered.

Note that two pipelines were inserted to replace the state registers that were removed. The latency of the output, DATA OUT, is 0 in both cases. However, if the adder inputs were modified by another signal, such as a coefficient, the latency from the coefficients to the output would now be greater for some taps, because of the inserted pipeline registers.
If the `delstate` attribute were set to 4, you would have the transposed form implementation, with no registers in the input.

If the `delstate` synthesis attribute of the `sreg` function is greater than 0, pipeline loaning occurs. To disable pipeline loaning, set `delstate` back to 0. For more information about the `ensreg` function, see “State Registers” on page 6-46.
Using Module Compiler in the Design Compiler Shell

This chapter describes how to run Module Compiler in the Design Compiler shell (Tcl mode) to synthesize a design written in Module Compiler Language. This chapter has the following sections:

- Overview of dc_shell
- Enabling Module Compiler in dc_shell
- Setting Up Libraries
- Reading In Module Compiler Language Design Files (read_mcl)
- Setting Constraints Specific to Module Compiler
- Setting dc_shell Constraints
- Synthesizing the Module Compiler Design (compile_mcl)
- Creating Module Compiler Reports
- Example Script
- Limitations
Overview of dc_shell

The commands introduced to dc_shell (Tcl mode) for running Module Compiler are as follows:

- **read_mcl**—Reads in a Module Compiler Language file
- **compile_mcl**—Synthesizes a Module Compiler Language design
- **mcenv**—Sets Module Compiler environmental variables
- **report_mc**—Generates Module Compiler reports

These commands are described in the following few sections. A typical Module Compiler session in dc_shell involves the following steps:

1. Enable the Tcl commands for running Module Compiler in dc_shell
2. Set up link and target libraries
3. Read in Module Compiler Language design files
4. Set design constraints
5. Synthesize the Module Compiler design
6. Generate Module Compiler reports
Enabling Module Compiler in dc_shell

To run Module Compiler in dc_shell, use Tcl mode. You do this by running dc_shell-t or dc_shell with the -tcl_mode option at the UNIX prompt.

% dc_shell-t
or

% dc_shell -tcl_mode

Once you are in dc_shell-t, source the mcdc.tcl file that provides the Tcl commands for running Module Compiler. The mcdc.tcl file is in $MCDIR/lib/tcl/mcdc.tcl, where $MCDIR is the root of your Module Compiler release. To source mcdc.tcl, enter the following in dc_shell-t:

dc_shell-t> source [getenv MCDIR]/lib/tcl/mcdc.tcl

Your system administrator can include this command as part of your dc_shell-t startup. For more information, see the Design Compiler dc_shell Tcl documentation.

Setting Up Libraries

You must set up the link and target libraries. Module Compiler uses the target library to synthesize the final design. To set up the link and target libraries, enter the following in dc_shell:

dc_shell-t> set target_library {your_library.db}
dc_shell-t> set link_library {your_library.db}
You can set the `search_path` variable to specify search paths to the libraries. For example, to set the search path to the current directory (.) and /mydir/myproj/adder, enter the following in `dc_shell-t`:

```
dc_shell-t> set search_path {. /mydir/myproj/adder}
```

**Important:** When loading technology libraries, it is important that you list the libraries in the order that Module Compiler expects. You must specify the technology file containing the smallest inverter in the library *first*. Module Compiler defines the technology library with the smallest inverter as the *main library*. If you do not list the main library first, Module Compiler might exit abnormally and fail to build the pseudocell library, or it might build a suboptimal circuit.

---

### Reading In Module Compiler Language Design Files (read_mcl)

In `dc_shell-t`, the `read_mcl` command reads in one or more Module Compiler Language design files and creates an empty design with the Module ports. You can also use the `search_path` variable to search for Module Compiler files.

#### Syntax

```
read_mcl [-par parameters] [-quiet] my_design.mcl
```

The `-par` option passes specified parameters to the Module Compiler design. The `-quiet` option reduces the number of messages the command generates.
Example

Use the read_mcl command in Design Compiler to read in a Module Compiler Language design. For example,

```
dc_shell-t> read_mcl mc_design.mcl -par width=4,arch=0
```

If you need to read in more than one Module Compiler Language file, use either of the following options in dc_shell-t.

```
dc_shell-t> read_mcl -par taps=6 {fir.mcl firfx.mcl}
```

or

```
dc_shell-t> read_mcl -par taps=6 [list fir.mcl firfx.mcl]
```

Setting Constraints Specific to Module Compiler

You can set constraints specific to Module Compiler by using the mcenv utility. Module Compiler initially invokes with default settings. Set Module Compiler environment variables after reading in a Module Compiler Language file (with the read_mcl filename.mcl command) and before running the compile_mcl command. Module Compiler uses the resulting settings when compiling the file you specified. Use dc_shell-t commands to set other constraints.

You can use the Module Compiler mcenv command in dc_shell-t to set Module Compiler variables. For example, to set the output language to VHDL, enter the following in dc_shell:

```
dc_shell-t> mcenv dp_lang_out vhdl
```
When running Module Compiler in the Design Compiler shell (Tcl mode), consider the following guidelines:

- The mc.env file is not used when Module Compiler is run from dc_shell. (The mc.env file is used when Module Compiler is stand-alone.)

- Any mc.env file in the run directory is deleted. Therefore, you should make sure to move from the run directory any mc.env file that you want to keep.

- Not all dc_shell constraints are supported when running Module Compiler in the Design Compiler Tcl shell.

### Setting dc_shell Constraints

In dc_shell-t, Module Compiler recognizes the settings of the wire load model and the operating condition. Module Compiler supports the settings of the following dc_shell commands:

- `set_wire_load_model`
- `set_operating_conditions`

Here are some sample usages of these commands:

```
dc_shell-t> set_wire_load_model -name block20x20
dc_shell-t> set_operating_conditions WCCOM
```

In addition, you can specify Synopsys Design Constraints (SDC) to a Module Compiler Language design. The SDC commands Module Compiler supports are
create_clock
set_input_delay
set_output_delay
set_max_capacitance
set_load

For more information about Module Compiler SDC support, see
Chapter 12, “Synopsys Design Constraints.”

To apply the *dont_use* attribute to library cells, use the
*set_dont_use* command. Module Compiler automatically creates
a new properties file based on the following settings:

dc_shell-t>set_dont_use {tech_lib/cell_A,tech-lib/cell_B}

The *dp_prop_fname* variable, specified by the user, is not available
during compilation.

---

**Synthesizing the Module Compiler Design (compile_mcl)**

The *compile_mcl* command synthesizes and optimizes a design
created with *read_mcl*. This compiled design is automatically
loaded into *dc_shell* as the current design.

---

**Syntax**

`compile_mcl [-quiet]`

The *-quiet* option reduces the number of messages the command
generates.
Example

To compile the Module Compiler Language file specified previously by the `read_mcl` command, enter the following in Design Compiler shell:

```
dc_shell-t> compile_mcl
```

Creating Module Compiler Reports

In `dc_shell-t`, use the `report_mc` command to generate Module Compiler reports. Unlike with Module Compiler stand-alone, no information is written to the current directory.

The `dc_shell-t` Module Compiler report options are listed below.

<table>
<thead>
<tr>
<th>Command</th>
<th>Report</th>
</tr>
</thead>
<tbody>
<tr>
<td>report_mc -log</td>
<td>Module Compiler log file</td>
</tr>
<tr>
<td>report_mc - report</td>
<td>Module Compiler design report file</td>
</tr>
<tr>
<td>report_mc -lib</td>
<td>Module Compiler library report file</td>
</tr>
</tbody>
</table>

You can save the log or report into a file by using the redirection (`>` command.

```
dc_shell-t> report_mc -log > my_log_file.txt
```
Example Script

The following set of examples shows how to run Module Compiler in Design Compiler shell (Tcl mode) to synthesize a design written in Module Compiler Language. A Module Compiler Language design named add.mcl (Example 11-1) is used in a dc_shell script (Example 11-2), which generates a output log report (Example 11-3).

Example 11-1 add.mcl

```tcl
module add (a,b,z,width,fa);
integer width=8;
string fa ="cla";
input [width] a,b;
output [width+1] z;
directive (clock="clk1",fatype=fa);
z = a + b;
endmodule
```

Example 11-2 is a script that runs Module Compiler in dc_shell, sets constraints on the add.mcl design, and compiles it. This script does the following:

- Sources the mcdc.tcl file to enable Tcl to enable Module Compiler in dc_shell
- Sets up the search path and libraries
- Reads in a Module Compiler Language design file
- Sets design constraints
- Compiles the Module Compiler design
- Generates Module Compiler reports
Example 11-2  Module Compiler in Design Compiler Shell

#########################################################################
# Source the mcdc.tcl file to enable the MC run
# in dc_shell (Tcl mode) #
#########################################################################
source [getenv MCDIR]/lib/tcl/mcdc.tcl
#########################################################################
# Setting up the search path and the libraries
#
#########################################################################
set search_path { . /mydir/myproj/adder }
set link_library {xyz.db }
set target_library { xyz.db }

Example Script
11-11
# Reading in the MCL file
# read_mcl add.mcl -par width=4,fa=fastcla

# Setting up the constraints
#
set_wire_load_model -name B5X5
set_operating_conditions WCCOM
create_clock -name clk1 -period 3.0
set_max_capacitance 0.616 {a b}
set_load 0.308 z
set_output_delay 1.5 z -clock clk1
mcenv dp_register_output +
mcenv dp_lang_out verilog
mcenv dp_bver_name add.bv
report_port

# Compiling the datapath block using MC
#
 compile_mcl -quiet

# Generating reports
#
report_mc -log > add.log
report_mc -report > add.report
report_mc -lib > xyz.report
Log File Generated From Example Script

Example 11-3 is the Design Compiler log file generated when the script in Example 11-2 is run.

Example 11-3  Design Compiler Log File

#########################################################################
# Source the mcdc.tcl file to enable the Module Compiler run
# in dc_shell (Tcl mode)
#########################################################################
source [getenv MCDIR]/lib/tcl/mcdc.tcl
#########################################################################
# Setting up the search path and the libraries
#
#########################################################################
set search_path { . /mydir/myproj/adder}
 . /mydir/myproj/adder
set link_library { xyz.db }
xyz.db
set target_library { xyz.db }
xyz.db
#########################################################################
# Reading in the Module Compiler Language file
#
#########################################################################
read_mcl add.mcl -par width=4,fa=fastcla
Reading Module Compiler File... Please wait...
Synopsys Module Compiler (TM) (MC) 2000.05
Copyright (C) 1992-1999 Synopsys.
Preprocessor Copyright (C) 1986 Free Software Foundation, Inc.
Using MC library at: /mydir/project/tech
Using MC at: /mcdir/root/mc
Reading `/mcdir/root/mc/lib/dp//db.tech'
Requesting license: MC-Pro ...
Trying Floating: MC-Pro 2000.05 ...
Success! Checked out: MC-Pro 2000.05
Validating libraries ... tcl logo dplib ramlib fifolib alulib memlib
arithlib genra
mlib gfxlib fplib generic_lib flatlib ... ok
Chapter 11: Using Module Compiler in the Design Compiler Shell

11-14
mcenv dp_register_output +
mconv dp_lang_out verilog
mcenv dp_bver_name add.bv
report_port
****************************************
Report : port
Design : add
Version: 2000.05
Date : Wed Aug. 23 15:06:36
****************************************

<table>
<thead>
<tr>
<th>Pin</th>
<th>Wire</th>
<th>Max</th>
<th>Max</th>
<th>Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port</td>
<td>Dir</td>
<td>Load</td>
<td>Load</td>
<td>Trans</td>
</tr>
<tr>
<td>----</td>
<td>-----</td>
<td>------</td>
<td>------</td>
<td>-------</td>
</tr>
<tr>
<td>a[0]</td>
<td>in</td>
<td>0.0000</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>a[1]</td>
<td>in</td>
<td>0.0000</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>a[2]</td>
<td>in</td>
<td>0.0000</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>a[3]</td>
<td>in</td>
<td>0.0000</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>b[0]</td>
<td>in</td>
<td>0.0000</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>b[1]</td>
<td>in</td>
<td>0.0000</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>b[2]</td>
<td>in</td>
<td>0.0000</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>b[3]</td>
<td>in</td>
<td>0.0000</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>clk1</td>
<td>in</td>
<td>0.0000</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>z[0]</td>
<td>out</td>
<td>0.3080</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>z[1]</td>
<td>out</td>
<td>0.3080</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>z[2]</td>
<td>out</td>
<td>0.3080</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>z[3]</td>
<td>out</td>
<td>0.3080</td>
<td>0.0000</td>
<td>--</td>
</tr>
<tr>
<td>z[4]</td>
<td>out</td>
<td>0.3080</td>
<td>0.0000</td>
<td>--</td>
</tr>
</tbody>
</table>
# Compile the datapath block using Module Compiler #

```
compile_mcl -quiet
Compile Module Compiler Design... Please wait...
Reading database file `/mydir/example/MC/add/add.db`
Warning: Overwriting design file '/mydir/example/add.db'. (DDB-24)
Linking design:
add
Using the following designs and libraries:
xyz_scaled_wcindv (library)
Design add: Using wire_load model 'B5X5' found in library
'xyz_scaled_wcindv'.
Using operating conditions 'WCCOM' found in library 'xyz_scaled_wcindv'.
Warning: Creating virtual clock named 'clk1' with no sources. (UID-348)
Using operating conditions 'WCCOM' found in library 'xyz_scaled_wcindv'.
Design add: Using wire_load model 'B5X5' found in library
'xyz_scaled_wcindv'.
```

# Generating reports #

```
report_mc -log > add.log
report_mc -report > add.report
report_mc -lib > xyz.report
```

---

**Limitations**

When running Module Compiler in dc_shell, consider the following limitations:

- Input registering does not work with Module Compiler in dc_shell-t.

  When in dc_shell, the variable `dp_register_input` is automatically set to - (minus) because setting it to + (plus) results in the renaming of the input port names, which causes incompatibility with the port names generated during `read_mcl`.

- An implicit clock port is created by `read_mcl` only if the Module Compiler Language `clock` directive is used.
- You cannot use the Module Compiler parameter iteration file in dc_shell-t. Instead, you can use the programming capability of Tcl to perform parameter iteration.

- You cannot run Module Compiler in GUI mode in dc_shell-t.

- The mc.env file is not used for the Module Compiler run in dc_shell-t, and any existing mc.env file in the run directory is deleted. Therefore, you must use the mcenv command in dc_shell-t.

- There is an interoperability limitation for cell naming within any technology library. There cannot be a leading “.” in the cell name. This limitation is for the first character only. A “.” can occur after the first letter of the cell name.
Synopsys Design Constraints

This chapter includes the following sections:

- Overview of Synopsys Design Constraints
- Using SDC With Module Compiler
- Precedence Order for Constraints
- Bitwise Constraints on Input and Output Ports
- Checking Reports of Constraints Used by Module Compiler
Overview of Synopsys Design Constraints

Module Compiler supports Synopsys Design Constraints (SDC), a Tcl-based format that allows you to specify a standardized set of design constraints to Module Compiler Language designs. By providing support for SDC, Module Compiler is better integrated in synthesis and verification flows.

SDC commands are common to other Synopsys design tools such as Design Compiler and the PrimeTime tool. SDC is also an open standard available through the Synopsys TAP-in program for other EDA vendors’ tools.

For more information about SDC, see the *Using the Synopsys Design Constraints Format* application note.

SDC Commands

Module Compiler supports a subset of SDC commands that are relevant to Module Compiler. The SDC commands Module Compiler supports are listed in Table 12-1.

<table>
<thead>
<tr>
<th>SDC command</th>
<th>Equivalent Module Compiler directive</th>
</tr>
</thead>
<tbody>
<tr>
<td>create_clock</td>
<td>delay</td>
</tr>
<tr>
<td>set_input_delay</td>
<td>indelay</td>
</tr>
<tr>
<td>set_output_delay</td>
<td>outdelay</td>
</tr>
<tr>
<td>set_max_capacitance</td>
<td>inload</td>
</tr>
<tr>
<td>set_load</td>
<td>outload</td>
</tr>
</tbody>
</table>

Table 12-1 SDC Commands and Equivalent Module Compiler Directives
The following examples show the equivalence between the Module Compiler Language directives and their corresponding SDC commands. Example 12-1 shows a Module Compiler Language file (test1.mcl) in which constraints are specified by use of Module Compiler Language directives.

Example 12-1  Constraints Specified With Module Compiler Language Directives

module mult (A,B Z);
directive (delay=5000, clock="CLK1");
directive (indelay=1000, outdelay=1500);
input[32] A,B;
output[64] Z=A*B;
endmodule

Instead of using Module Compiler Language directives, you can apply the same constraints by using SDC commands as shown in Example 12-2 and Example 12-3.

Example 12-2  module mult Without Using Directives (test2.mcl)

module mult (A,B Z);
input[32] A,B;
output[64] Z=A*B;
endmodule

Example 12-3  Equivalent Constraints Specified to a Design With SDC Commands

dc_shell-t> read_mcl test2.mcl
dc_shell-t> create_clock -name CLK1 -period 5.0
dc_shell-t> set_input_delay 1.0 [all_inputs()] -clock CLK1
dc_shell-t> set_output_delay 1.5 Z
dc_shell-t> compile_mcl
SDC Units

SDC uses the units found in your technology library. Consider the following SDC commands used for constraining a certain design.

Example 12-4  SDC Using Units From the Technology Library

create_clock -name CLK1 -period 5.0
set_max_capacitance 2.56 A[0]

In Example 12-4, if the unit of time specified in the technology library is nanoseconds, the create_clock SDC command uses a clock that has a period of 5 ns. If the unit is picoseconds, the clock used for the design has a period of 5 ps.

Similarly, if the unit of capacitance specified in the technology library is picofarads (pF), the set_max_capacitance command sets an inload of 2.56 pF on bit 0 of signal A. By using SDC commands, you can set bitwise constraints on a signal. For more information, see “Bitwise Constraints on Input and Output Ports” on page 12-10.
Using SDC With Module Compiler

You can use SDC with Module Compiler in the following two cases:

- When Module Compiler is used from within dc_shell
- When Module Compiler is used by itself (Module Compiler stand-alone)

Using SDC With Module Compiler Within the dc_shell Environment

You can launch Module Compiler from within dc_shell by using the read_mcl and compile_mcl commands.

With SDC support, you can specify constraints to Module Compiler Language designs by using commands common to SDC and Design Compiler. This provides the following advantages:

- You can use all the control structure shell commands provided in the Tcl mode of dc_shell. They include if, switch, foreach, while, for, break, and continue.

- You can use object access commands in dc_shell. Object access commands such as all_inputs(), all_outputs(), and get_ports() make it convenient for you to specify arguments to the SDC commands.
Example 12-5 shows how you can use SDC commands for Module Compiler Language designs within the dc_shell environment. (The SDC commands are in bold.)

**Example 12-5  dc_shell Script Showing Typical Usage**

```bash
dc_shell-t> # Source the Tcl setup
dc_shell-t> source $MCDIR/lib/tcl/mcdc.tcl
dc_shell-t> # Setup the libraries
dc_shell-t> set link_library {/mydir/myproj/mylib.db}
dc_shell-t> set target_library {/mydir/myproj/mylib.db}
dc_shell-t> # Read the mcl design
dc_shell-t> read_mcl my_file.mcl
dc_shell-t> # Specify constraints
    dc_shell-t> create_clock -period period_value port_list
    dc_shell-t> set_input_delay delay_value port_list [-clock clock_name]
dc_shell-t> set_output_delay delay_value port_list
    dc_shell-t> set_max_capacitance capacitance_value port_list
    dc_shell-t> set_load value port_list
    dc_shell-t> set_wire_load_model -name my_wireload
    dc_shell-t> compile_mcl
```

As this example shows, SDC commands are included in the script you use to compile Module Compiler Language designs.

Another way of applying SDC commands to Module Compiler Language designs within the dc_shell environment is to enter SDC commands in a separate file and pass the file to Module Compiler by using the `read_sdc` command. First, create a file (my_SDC_file) that contains the following list of commands:

```
cREATE_CLOCK -PERIOD period_value PORT_LIST
SET_INPUT_DELAY delay_value PORT_LIST [-CLOCK clock_name]
SET_OUTPUT_DELAY delay_value PORT_LIST
SET_MAX_CAPACITANCE capacitance_value PORT_LIST
SET_LOAD value PORT_LIST
```

Chapter 12: Synopsys Design Constraints

12-6
Then apply these constraints to your Module Compiler Language design (my_file.mcl), by using the commands shown in Example 12-6.

**Example 12-6  SDC Commands to Designs Using read_sdc**

```
dc_shell-t> read_mcl my_file.mcl
```
```
dc_shell-t> read_sdc my_SDC_file
```
```
dc_shell-t> set_wire_load_model -name my_wireload
```
```
dc_shell-t> compile_mcl
```

Example 12-5 and Example 12-6 show two ways of applying the same set of SDC commands to the my_file.mcl design.

---

**Using SDC With Module Compiler Stand-Alone**

You can pass an SDC constraints file as an argument to Module Compiler by using the `-sdc` command-line option or by setting the `dp_sdc_in` Module Compiler environment variable. The SDC file you pass to Module Compiler must be in the Synopsys .db format.

To set the `-sdc` command-line option, enter the following at the UNIX prompt:

```
% mc -sdc Synopsys_Design_Constraints_Filename
```

This sets Module Compiler to run with the SDC constraints specified in the named SDC constraints file.

Another way of specifying an SDC file to Module Compiler stand-alone is to set the `dp_sdc_in` Module Compiler environment variable to the SDC file name. The default for `dp_sdc_in` is `.`. To set the `dp_sdc_in` Module Compiler environment variable, enter the following at the UNIX prompt:

```
% mcenv dp_sdc_in Synopsys_Design_Constraints_Filename
```
Chapter 12: Synopsys Design Constraints

12-8

The SDC file used with Module Compiler stand-alone must be in Synopsys .db format. Consider the following constraints file (constraints.sdc) in ASCII format:

create_clock -name CLK1 -period 2.5
set_max_capacitance 0.308 [all_inputs]
set_load 0.667 Z[31]

Example 12-7 shows a script for converting an SDC file from ASCII format to .db format.

Example 12-7  Script Generating a Constraints File in .db Format

dc_shell-t> source $MCDIR/lib/tcl/mcdc.tcl
dc_shell-t> set link_library {/mydir/myproj/mylib.db}
dc_shell-t> set target_library {/mydir/myproj/mylib.db}
dc_shell-t> read_mcl my_file.mcl
dc_shell-t> read_sdc constraints.sdc
dc_shell-t> write_file -f db -o constraints.db

After this script is run, the resulting constraints file (constraints.db) contains the SDC information for the Module Compiler Language design (my_file.mcl) in the required .db format. Now you can use the constraints.db file in Module Compiler stand-alone by entering the following command-line option at the UNIX prompt:

% mc -tech mylib -i my_file.mcl -sdc constraints.db

or by setting the dp_sdc_in Module Compiler environment variable to the constraints file name by entering the following at the UNIX prompt:

% mcenv dp_sdc_in constraints.db
Precedence Order for Constraints

There are several ways to specify constraints to Module Compiler Language designs. You can specify constraints through SDC commands, Module Compiler Language directives, or Module Compiler environment variables.

When you specify constraints, Module Compiler follows the following order of precedence for the constraint values:

- SDC commands (highest precedence)
- Module Compiler Language directives (intermediate precedence)
- Module Compiler environment variables (lowest precedence)

The precedence order applies only to conflicting values for the same constraint. You can specify nonconflicting constraint values through SDC commands in addition to the constraints you specify in the Module Compiler Language file or in the mc.env file.

Consider a situation in which conflicting constraint values are applied to module add as shown in Example 12-8 and Example 12-9.

**Example 12-8  Constraints Specified to module add, Using Directives**

```plaintext
module add (A,B,Z)
directive (delay=5000,clock="CLK1");
input[32]A,B;
output[33]Z=A+B;
endmodule
```
Example 12-9  Constraints Applied to module add, Using SDC in dc_shell-t

```
dc_shell-t> read_mcl add.mcl
dc_shell-t> create_clock -name CLK1 -period 2.0
dc_shell-t> compile_mcl
```

In this case, there are two conflicting values of clock period for the same clock, CLK1. Here, the value of 2.0 ns set by the `create_clock` SDC command overrides the delay value of 5.0 ns (5,000 ps) set by the Module Compiler Language directive. This shows that SDC commands take precedence over Module Compiler Language directives.

---

**Bitwise Constraints on Input and Output Ports**

In earlier Module Compiler versions, you could set constraints only at the signal level by using directives. For example,

```
directive (indelay=1000);
input [4] A;
```

This implies that all the bits of input signal A have a delay value of 1 ns. With Module Compiler version 2001.08, you can specify bit-level delay by using SDC commands.
Bitwise Constraints on Input Ports

Example 12-10 shows how you can use SDC commands to set different input arrival times for different bits of input signal A.

Example 12-10 Setting Bitwise Input Delays

dc_shell-t> set_input_delay 0.5 A[0]
dc_shell-t> set_input_delay 0.8 A[1]
dc_shell-t> set_input_delay 0.9 A[2]
dc_shell-t> set_input_delay 1.0 A[3]

Likewise, you can specify different inload values for different bits of a signal by using the `set_max_capacitance` command.

One of the benefits of setting constraints at the bit level is that Module Compiler can consider the different loads and delay values you specify while it performs optimization, which can lead to better quality of results. Consider a 3-bit select signal named sel where the arrival times of sel [2], sel [1], and sel [0] are different, as shown here:

sel [0] has no input delay

sel [1] has an input delay of 2 ns

sel [2] has no input delay

Each of these signals selects a different multiplexer (see Figure 12-1).
In this case, because it is known that sel [1] arrives late, the output Z cannot be calculated in less than 2 ns. Module Compiler usually optimizes adders for speed; however, because sel [1] arrives late, Module Compiler can optimize the adders for area, which can lead to better QoR.

**Bitwise Constraints on Output Ports**

Bitwise values of delay and load can also be applied to the output ports by use of the `set_output_delay` and `set_load` commands. However, for output ports, Module Compiler uses the worst-case bit value for the entire bus. Consider a 4-bit output signal Z where the load values are different, as shown in Example 12-11.
Example 12-11  Setting Bitwise Outload on Output Port Z

```
dc_shell-t> set_load 1.28 Z[0]
dc_shell-t> set_load 1.56 Z[1]
dc_shell-t> set_load 1.72 Z[2]
dc_shell-t> set_load 2.00 Z[3]
```

In this case, Module Compiler uses the worst-case load value, 2.0 pF, for Z.

---

Checking Reports of Constraints Used by Module Compiler

You can verify the constraints used by Module Compiler by generating a constraints report that lists all the SDC commands you specified to the Module Compiler Language design. To generate a constraints report, enter the following:

```
dc_shell-t> report_constraints
```

The SDC constraints also appear in the design report, which Module Compiler can generate after any successful synthesis or optimization operation. The input summary and output summary sections of the design report list the input signals and output signals with their respective delay and load values.

The bitwise inload and indelay are included as part of the “Input Summary” in the report. The outload is a part of the “Output Summary.” The outdelay can be easily calculated as follows:

```
outdelay = Total Delay - Int Delay
```

The values of Total Delay and Int Delay are displayed in the output summary.
Clock Gating

This chapter includes the following sections:

- Licenses and Flows
- Using Module Compiler Clock Gating in dc_shell
- Using Module Compiler Netlist for Power Compiler
Licenses and Flows

Module Compiler works with the Power Compiler tool to perform clock gating to reduce power consumption on a design in Module Compiler Language.

You should have some familiarity with Power Compiler and Design Compiler before running this flow.

Required Licenses for Module Compiler Clock Gating

To perform clock gating with Module Compiler you need licenses for the following tools:

- Module Compiler
- Design Compiler
- Power Compiler

Supported Clock-Gating Flows

Module Compiler has two clock-gating flows:

- Module Compiler within dc_shell
- Module Compiler-created netlist

These flows are discussed in more detail in the following sections.
Using Module Compiler Clock Gating in dc_shell

This section covers the steps for running Module Compiler clock gating.

To run Module Compiler clock gating in dc_shell, first run dc_shell in Tcl mode. See Chapter 11, “Using Module Compiler in the Design Compiler Shell,” for more details.

Follow these steps:

1. In dc_shell-t (Tcl mode), you can use the read_mcl command to read in a design written in Module Compiler Language. After reading in a design, set the current design and the design constraints.

2. Set the Module Compiler clock-gating option by using the mcenv dp_clockgating command. To enable Module Compiler clock gating, enter the following at the dc_shell-t prompt:

   dc_shell-t> mcenv dp_clockgating +

3. Run the compile_mcl command to create unmapped sequential cells for Power Compiler to use when performing clock gating.

   For more information about the read_mcl and compile_mcl commands, see Chapter 11, “Using Module Compiler in the Design Compiler Shell.”

4. Use the set_clock_gating_style command, which is needed for the insert_clock_gating command to work. For more information on the set_clock_gating_style command, see the Power Compiler Reference Manual and the man pages.
5. Optionally, run the `set_clock_gating_registers` command. This command is used to explicitly control which registers are gated by Power Compiler, overriding the selection dictated by the `set_clock_gating_style` command. For more information on this command, see the *Power Compiler Reference Manual*.

6. After creating unmapped sequential cells, set up the clock-gating style and perform clock gating with Power Compiler by using the `insert_clock_gating` command. This step restructures the circuit for clock gating but does not translate unmapped sequential cells to technology cells.

7. After you perform clock gating, a report is displayed that shows the number of registers successfully clock-gated. For more information on the potential power savings from clock gating, see the *Power Compiler Reference Manual*.

8. You must execute the `propagate_constraints -gate_clock` command before running `compile`. The `propagate_constraints -gate_clock` command ensures that top-level constraints are passed to subblocks in a hierarchical design (such as a mixed RTL and Module Compiler Language design).

   It is important to note that because Module Compiler designs are flat, without hierarchy, this command might not be required in a dc_shell-t based flow that has only Module Compiler Language designs.

9. Next, run `uniquify` and `compile -incremental_mapping` commands on your design. You run `uniquify` because clock gating creates hierarchical cells that must be made unique before compiling. You run the `compile -incremental_mapping` command to map unmapped cells to technology cells.
Although a standard Module Compiler netlist is flat, having no levels of hierarchy, a Module Compiler clock-gating flow with Power Compiler introduces hierarchy for the clock-gating cells.

10. You can optionally flatten the netlist during the `compile -incr` step, but this hierarchy might be useful for downstream tools. For example, you might want to identify clock-gating cells by their hierarchical names for the place and route flow. Therefore, it is strongly recommended that you retain the hierarchy added by the clock-gating cells and do not flatten the netlist.

**Figure 13-1** describes the results after you run the `insert_clock_gating` and `compile -incremental_mapping` commands.

**Note:**

Beginning with the V-2003.12 release, Power Compiler no longer requires you to use the `-mc` option with the `insert_clock_gating` command.
You can determine the power savings from Module Compiler clock gating by using the Power Compiler analysis and reporting tools. For more information, see the Power Compiler documentation.
Example 13-1 is a sample script showing usage of Module Compiler clock gating in dc_shell-t:

**Example 13-1  Integrated Clock-Gating Flow dc_shell-t Script**

```bash
# set up library (link_library, target_library, etc.)
source setup.tcl
# Read in Module Compiler Language files
read_mcl my_design.mcl -par del=3000,w=4
# current_design mydesign
# set_wire_load_mode top
# set_wire_load_model -name B5X5
# set_operating_conditions WCCOM
# Turn on Module Compiler clock-gating using mcenv command
mcenv dp_clockgating +
# Compile Module Compiler Language to produce
# a design with unmapped sequential cells
compile_mcl
# Set up clock gating style and perform clock gating in Power
# Compiler. This step is mandatory.
set_clock_gating_style
#set_clock_gating_style -seq none
#set_clock_gating_style -positive_edge integrated
# Optionally use set_clock_gating_registers command
# to explicitly control which registers (I26, I25, I24,...) are clock-gated by the insert_clock_gating -mc command
# This will override the selection guided by the
# set_clock_gating_style command
#set_clock_gating_registers -include_instances {"I26", "I25", "I24", "I23", "I6", "I5", "I4", "I3"}
```

Using Module Compiler Clock Gating in dc_shell

13-7
# Perform clock gating

```
insert_clock_gating
```

Clock gating creates hierarchical cells that must be uniquified before compiling. Also propagate constraints.

```
current_design my_design
propagate_constraints -gate_clock
uniquify
compile -incremental_mapping
link
report_timing > timing.rpt
report_qor > qor.rpt
report_clock_gating > clkgating.rpt
write -f verilog -o mydesign_dc.vrl
quit
```

# compile maps unmapped cells to technology library

---

**Using Module Compiler Netlist for Power Compiler**

The Module Compiler netlist for Power Compiler flow requires the generation of a netlist in .db format. You can generate the .db in the Module Compiler GUI or by running Module Compiler in dc_shell-t. This netlist in .db format is then read into dc_shell to perform clock gating with Power Compiler.

Note that you cannot use the Verilog or VHDL netlist created by Module Compiler when you turn on clock gating with the Module Compiler environment variable `dp_clockgating + or -cg +` option in the Module Compiler-generated netlist flow.

Although these netlists might reflect behavioral changes, the netlists do not have the information necessary for successful clock gating of your Module Compiler Language design. If you try to use a Verilog or VHDL netlist, Module Compiler will issue a warning message.
For successful clock gating of a Module Compiler Language design, you must use a .db file written from Module Compiler for further clock-gating processing by Power Compiler. However, writing out a .db file is not necessary for using Module Compiler clock gating in dc_shell.

The steps for running Module Compiler clock gating are shown below:

1. Enable the generation of the .db netlist; set the Module Compiler environment variable dp_db_out to +.

   % mcenv dp_db_out +

   Alternatively, you can include the -db + command-line option when running Module Compiler from the command line.

   % mc -tech mytech -i mydesign.mcl -cg + -db + &

2. The .db netlist created by Module Compiler is postprocessed by Power Compiler and Design Compiler to clock-gate the registers.

   You control Module Compiler clock gating by using the mcenv dp_clockgating command. To enable Module Compiler clock gating, enter the following at the UNIX prompt:

   % mcenv dp_clockgating +

   Alternatively, you can include the -cg + command-line option when running Module Compiler from the command line:

   % mc -tech mytech -i mydesign.mcl -cg + -db + &

3. To use Module Compiler clock gating, source the $MCDIR/lib/tcl/mcdc.tcl file to enable the Tcl commands to run Module Compiler in dc_shell.

4. Set up your link and target libraries.
5. Read in the Module Compiler-generated .db netlist, by using the read_db command. After you read in the .db netlist, set the design constraints.

6. Use the set_clock_gating_style command, which is mandatory for the insert_clock_gating command to work. For more information on the set_clock_gating_style command, see the Power Compiler Reference Manual and the man pages.

7. After creating the netlist, perform clock gating in Power Compiler, using the insert_clock_gating command. This step restructures your circuit for clock gating but does not map unmapped cells to technology cells.

8. After you perform clock gating, a report appears that shows the number of registers successfully clock-gated. This number gives an indication of the potential power savings from clock gating. For more information, see the Power Compiler documentation.

9. Optionally, use the set_clock_gating_registers command, which is for explicitly controlling which registers are gated by Power Compiler, overriding the selection dictated by the set_clock_gating_style command. For more information on this command, see the Power Compiler Reference Manual.

10. As in the dc_shell flow, you must execute the propagate_constraints -gate_clock command before running compile. This command ensures that top-level constraints are passed to subblocks in a hierarchical design (such as mixed RTL and Module Compiler Language designs). Because Module Compiler designs are flat, without hierarchy, this command might not be required in a dc_shell-t-based flow that has only Module Compiler Language designs.
11. Next, run `uniquify` and `compile -incremental_mapping` on your design. You run `uniquify` because clock gating creates hierarchical cells that must be made unique before compiling. You run the `compile -incremental_mapping` command to map unmapped cells to technology cells.

Example 13-2 is a script for running the Module Compiler netlist for Power Compiler flow.

**Example 13-2 Clock-Gating Flow Using Module Compiler and Power Compiler**

```
unix% mc -tech tc6a -i mydesign.mcl -cg + -db + &
unix% dc_shell-t
##############################################
# setup library (link_library, target_library, etc.)
##############################################
source setup.tcl
##############################################
# Read in .db file generated by Module Compiler
##############################################
read_db mydesign.db
current_design my_design
set_wire_load_mode top
set_wire_load_model -name B5X5
set_operating_conditions WCCOM
##############################################
# Set up clock gating style and perform clock gating in Power Compiler. This step is mandatory.
##############################################
set_clock_gating_style
#set_clock_gating_style -seq none
#set_clock_gating_style -positive_edge integrated
##############################################
# Optionally use set_clock_gating_registers command to explicitly control which registers (I26, I25, I24,...) are clock-gated by the insert_clock_gating -mc command
# This will override the selection guided by the set_clock_gating_style command
##############################################
set_clock_gating_registers -include_instances \ 
{"I26", "I25", "I24", "I23", "I6", "I5", "I4", "I3"}
```
# Perform clock gating

insert_clock_gating

# Clock gating creates hierarchical cells that must be uniquified before compiling. Also propagate constraints.

current_design my_design
propagate_constraints -gate_clock
uniquify
compile -incremental_mapping
link
report_clock_gating > clkgating.rpt
write -f verilog -o my_design_dc.vrl
quit
Index

Symbols
!= (not-equal-to test) 6-33, 6-92
#define 5-28
#ifdef 5-29
#include 5-29
& (AND) 6-30, 6-32
() (signal concatenation) 6-60
= (assignment operator) 6-23
>> (right shift) << (left shift) 6-35
?: (conditional operator) 6-38
^ (XOR) 6-30, 6-32, 9-37
{} (substitution) 5-31
| (OR) 6-30, 6-32, 9-37

A
Abort button 4-17
adders
   addition 9-7
   aofcla 9-25
Booth-encoded multipliers 9-9
carry propagate 9-4
carry-propagate 9-23, 9-29
cla 9-26
clsa 9-24, 9-26
csa 9-24, 9-26
fastcla 9-25, 9-26
fastclsa 9-26
multiplication 9-8
non-Booth-encoded multipliers 9-8
optimized ripple 9-27
recommended cells 7-18
ripple 9-25, 9-27
ripple_alt 9-25, 9-27
sign extension 9-5
subtraction 9-7
using Wallace trees 3-20
addition
   adders 9-7
   architecture 9-4
   final 6-25
   functions based on 6-29
   operators 6-25
   sign extension 9-5
Allow Pseudo Cells in Opt option 4-20
analysis
   debugging 8-53
   design report information 8-40
   naming 8-12
   optimization 8-63
   output files 8-2
   pipelining 8-30
   running Design Compiler 8-49
   syntax and synthesis errors and warnings 8-55
Verilog or VHDL simulation 8-34
AND 6-30, 9-37
AND-OR trees, library requirements 7-17
ANDOR-based multiplexer architectures 6-39
aofcla adders 9-25
architecture
  addition 9-4
  carry-propagate adders 9-24
designer control 3-26
area
  methods of computing 7-4
  overview 3-24
  units 3-24, 7-4
argument lists, variable 5-43
arguments, module 5-7
arithmetic computation 9-3 to 9-34
assignment operator 6-23
asynchronous set-reset flip-flops
  async_clear 6-14
  async_preset 6-14
definition 6-13
attributes
  accessing with directive 5-25
  async_clear 6-14, 6-17, 6-18
  async_preset 6-14, 6-17, 6-18
carrysave 6-27, 6-29, 6-89, 9-3, 9-30
clock 6-44, 6-74
dcox 6-79, 8-52
defined 5-25
delay 6-75
delstate 6-47, 10-24
dirext 6-27, 6-28, 9-7
enable (pipestall) 6-69, 6-74, 10-8, 10-12
fadelay 6-27
fatype 6-27, 6-28, 9-24
fatype, list of 9-24
group 6-69
intround 6-27, 9-13
logox 6-78
maxtreedepth 6-27, 9-22
multype 6-27, 6-28
muxtype 6-38
outdelay 6-4
outload 6-4
pipeline 5-25, 6-76, 10-10
pipestall (enable) 10-12
querying value 5-26
round 6-27, 6-28, 9-11
scan 6-47
scope 5-25
selectop 6-34
setting 5-27
synthesis 6-26
attributes affecting addition operators, list of 6-26
Automatic input registering, enabling 4-22
Automatic output registering, enabling 4-22

B
behavioral model 8-35, 8-56
behavioral verification 8-35
benefits 1-5
binary constants 5-23, 6-7
bit range
  accessing 5-12
  signed and unsigned 6-8
bit widths
  calling 5-38
  converting 6-9
bitwise logical functions 9-37
black box support 6-54
Booth-encoded multipliers
  adders 9-9
  formats 9-8
buffering, automatic 3-28
Build menu 4-33
Build Regular Trees synthesis menu option 4-14
building pseudocell libraries 2-14
cache
directories 2-22
global cache 2-16
local cache 2-16
CAE/CAD tools, Module Compiler 3-12
carry-propagate adder optimization 9-23
carry-propagate adders 9-29
carry-save signals
  arithmetic computation 9-29
  bit format 9-3
carry-save accumulator example 9-34
carry-save modes 9-30
controlling generation 6-29
converting 9-31
csconvert function 9-32
hints for using 8-61, 9-31
inputs 9-3
reducing 6-29
CBA
  architecture 3-24
  libraries
    area computation 3-24
    defined 7-4
CBA and non-CBA libraries 7-4
cell
  naming 7-12
  naming limitation 11-17
cell sets, required and recommended 7-11
cell summary, viewing 4-31
cells
  available in technology library 4-12
  equivalent 7-28
  inserting into design 6-63, 6-64
  libraries, recommended 7-14
    adders 7-18
    multiplexers 7-16
    rotators 7-16
    shifters 7-16
  libraries, requirements 7-13
    AND-OR trees 7-17
    flip-flops 7-16
    inverters 7-15
    latches 7-17
    XOR trees 7-18
  marked as don't use 7-27
  pseudocells 7-27
    recommended
      adders 7-18
      multiplexers 7-15, 7-16
      rotators 7-15, 7-16
      shifters 7-15, 7-16
  required
    AND-OR trees 7-17
    flip-flops 7-16
    inverters 7-15
    latches 7-17
    XOR trees 7-18
  required for combinational designs 7-13
  required for sequential designs 7-12
  synthesis cells 7-27
  untyped 7-27
  view mapping 4-33
  viewing
    datasheets 4-32
    usage summary 4-31
checklist, first-run 2-12
circuits
  squaring 9-11
  steps in generating 3-15
cla adders 9-26
CLK
  default clock signal 3-29
  predefined global signal variable 5-24
  predefined operand 3-17
  clock gating
    flows 13-2
    for Power Compiler flow
      -mc option 13-5
      sample script 13-11
    in dc_shell
      steps for running 13-3
    in dc_shell-t
sample script 13-7
netlist, Power Compiler 13-8
steps for running 13-9
using the -cg option 13-9
using the -db option 13-9
clock port limitation 11-16
clock signals, declaring 6-70
clocks
groups 6-76
in groups 6-74
multiple 6-74
simple timing model 3-19
supported by Module Compiler 3-29
clsa adders 9-24, 9-26
command-line interface, overview 3-4
command-line options in mc -h output 3-4
command-line options, list of 3-5
comments 5-4
comparison operators 6-33
comparison, equality 6-34
Compile (Design Compiler menu) 4-24
concatenation function 6-60
concepts and constraints 3-1
conditional blocks (if/else) 5-32 to 5-33
constant arguments function 5-46
constant multipliers 9-10
constant shifts, missing data 3-32
constants
  binary 6-7
decimal 6-7
dont care 6-7
hexadecimal 6-7
octal 6-7
types of 5-22
constants, description of 6-7
constraint files 4-23
constraints, external 3-31
contextual information 4-29
Continue on Warnings synthesis menu option 4-14
continuous time delay 3-19, 3-20
critical path
  analysis 6-82
  for each group 4-24
  viewing 4-30
  viewing user-defined 4-31
critical paths, user-defined 4-31, 8-43
csa adders 9-24, 9-26
customizing Module Compiler 2-10

D
data format problems 8-62
datapaths
  building 3-14
definition 1-2
delay goal 3-26
datasheets, viewing 4-32
DB Netlist, generating 4-27
dc_shell
  commands 11-3
  constraints
    setting 11-7
    enabling 11-4
  libraries, link and target 11-4
  limitations 11-16
  Module Compiler design, reading 11-5
  overview 11-3
  reports, Module Compiler 11-9
  synthesizing Module Compiler design 11-8
dc_shell-t
  GUI mode limitation 11-17
  input registering limitation 11-16
  parameter iteration file limitation 11-17
debugging 8-53 to 8-63
  as part of design flow 3-13
  flattening input 8-53
  names in reports 4-28
  user-defined group reports 8-40
decimal constants 5-23, 6-7
deferred declarations 5-49
degenerate cases 3-32
delay
  attribute 6-75
  calculating 7-5
  constraints 3-26
derating model 7-9
goals
  controlling 3-26
  group 3-17, 6-76
  multiple 6-76, 6-78
  optimization criterion 4-7
matching 3-21
setting delay value using dp_opt 6-76
timing model 7-5
delay equalization
  setting global 8-67
  using 8-67
demultiplexing 6-52
derate_fast_named_opcond 2-9
derate_slow_named_opcond 2-9
derate_typ_named_opcond 2-9
derating models 7-9
design
  cell or module 3-17
  description 5-5
  module definition 5-6
  network object, as 3-17
  viewing statistics 4-30
  viewing summary 4-31, 8-11
Design Compiler 4-23 to 4-25
  changes to instance names 4-24
  constraint and command files 8-50
  controlling 8-49
  disabling optimization 6-79
  enabling 4-23
  input options 8-52
  optimization submenu 4-22
  post-optimization 8-51
  RAMs 8-51
  registers, naming conventions 8-19
  reports and netlist 8-12
  running 4-23 to 4-25
  viewing output netlist 4-32
  Design Compiler optimization, submenu 4-22
  Design Compiler optimization, using dcopt 8-52
Design Compiler shell
  commands 11-3
  constraints
    setting 11-7
    enabling 11-4
  example script 11-10
  libraries, link and target 11-4
  limitations 11-16
Module Compiler design
  reading 11-5
  setting constraints 11-6
  synthesizing 11-8
  overview 11-3
  reports, Module Compiler 11-9
Design Compiler shell, using 11-1
Design Compiler, running 4-23
design constraints
  bitwise constraints on ports 12-10
  checking reports 12-13
  commands 12-2
  dc_shell environment 12-5
  precedence order 12-9
  stand-alone environment 12-7
  units 12-4
design constraints, overview 12-2
Design Report
  generating 4-27
  viewing 4-31
design retiming
  benefits of 10-3
design reuse 3-15
design strategy
  debugging the design 8-53 to 8-63
  designer control 3-25 to 3-32
  extreme outputs 8-62
  hierarchy 3-15
logic optimization 8-63, 8-66
poor utilization 8-62
using functions 5-39
using groups 6-68 to 6-78, 8-58
design, inserting cells into 6-64
DesignWare floating-point adder 6-11
DesignWare floating-point comparator 6-11
DesignWare floating-point divider 6-11
DesignWare floating-point multiplier 6-11
DesignWare floating-point-to-integer converter 6-11
DesignWare integer-to-floating-point converter 6-11
deskewing 8-60
directives (see attributes)
discrete time delay 3-19
Display Max Area, entering 4-38
Display Max FF for synthesis status display 4-38
Display Max Latency, entering 4-38
Display Num Bars, entering 4-38
Do All button 2-14, 4-6, 4-34
don’t care constants 6-7
don’t use cells 6-66
don’t_use property 2-28
dp_dc_wireload 2-9
dp_editor 4-11
dp_tech_lib 2-9

E
EDIF netlists
contents 8-11
generating 4-28
Edit Input File 4-10
editing keyboard shortcuts 4-39
editor, changing 4-11
endmodule keyword 5-7
environment variables

F
Fast Timing Iterations, quick-set 4-17
fastcla adders 9-25, 9-26
fastclsa adders 9-26
fatal error message 5-56
fatype attributes, list of 9-24
feedback inputs 5-47
File menu 4-9 to 4-13
FIR filters 10-23, 10-24
first-run checklist 2-12
Flatten Pseudo Cells option 4-19, 4-21
flattening input for debugging 8-53
flip-flops
active-high clear or preset 6-15
conversion in scan mode 3-31
hints for using 8-60
library requirements 7-16
recommended cells 7-16
flow control 5-30 to 5-39
format conversion circuits 6-41
formats, operand 3-25
functions
  AccPM 6-10
  accum 6-10
  addition 6-25
  addition-based 6-29
  alup 6-10
  as network objects 3-17
  bitrev 6-10
  bitwise logical 9-37
  buffer 6-10, 6-58, 6-59
  built-in 5-53
  calling conventions 5-51
  cat 5-54, 6-10, 6-60
  clkgrp 6-78
  concatenation 6-60
  constant arguments 5-46
  count 6-11
  crc 6-11
  critmode 6-82
  critpath 6-82
  declaring variables 5-51
  decode 6-11
  defining 5-5
  demux 6-11, 6-52
  disablepath 6-82
  DW_add_fp 6-11
  DW_cmp_fp 6-11
  DW_div_fp 6-11
  DW_flt2i_fp 6-11
  DW_i2flt_fp 6-11
  DW_mult_fp 6-11
  enablepath 6-82
  ensreg 6-11, 6-46
  eqreg 6-11, 6-46, 10-18
  eqreg1 6-11, 6-46, 10-18
  eqreg2 6-11, 6-46, 10-18
  fa1a 6-62
  feedback inputs 5-47
  fir 6-11
  formatStr 5-53
  generic cell library 6-61
  input and output names 8-16
  isolate 6-12, 6-58
  join 6-12, 6-61
  library 5-54, 6-10
  local variables 5-51
  mac 6-12
  maccs 6-12
  mag 6-12, 6-29
  magnitude comparison 6-25
  max2 6-12
  maxmin 6-12
  mcgen_and2a 6-62
  min2 6-12
  missing data 3-32
  Module Compiler Express 4-12
  multp 6-12, 6-29
  norm 6-12
  norm1 6-12, 6-43
  overriding declarations 5-50
  passing in variables 5-49
  preg 6-12, 6-45, 6-74, 10-9
  ram2 6-74
  sat 5-54, 6-13, 6-42
  sati 6-13, 6-42
  sequential 6-45
  sgnmult 6-13, 6-29
  shiftlr 6-13
  showgroup 6-80, 8-40
  signal functions 5-54
  signal inputs 5-46
  signal outputs 5-48
  sreg 6-13, 6-45, 6-46, 6-74
  user-defined 5-42
  using VAR in argument list 5-45
  width 5-53
G
Gen Reports button 4-26
generating circuits 3-15
generating reports 4-26 to 4-29, 6-83
generic cell library, using 6-61
generic cells 7-26
global 2-16
global cache 2-16
Global Equalization option 4-19
Global Iterations
  quick-set 4-17
  setting 4-19
global keyword 5-24
global pseudocell cache library 2-19
global variables
  CLK 5-24
  integer 5-24
  precedence 5-24
  strings 5-24
group names mode 8-29
Group Report (Design Compiler menu) 4-24
groups
  clocks 6-74
  definition 3-17
  delay goals 3-26, 6-76
  disabling Design Compiler 6-79
  group analysis 6-80
  in complex designs 6-68 to 6-78
  misc 3-17
  names 4-14, 6-80, 8-29
  naming 6-69
  pipelining 6-76
  reporting critical path 4-24
  statistics 4-30
  timing 6-75
  user-defined reports 8-40
  viewing summary 4-31
GUI interface 4-3 to 4-38
  GUI objects 4-39
  input fields 4-4
log window 4-5
  overview 4-3
  status window 4-5
H
Help menu 4-39
hexadecimal constants 5-22, 6-7
hierarchy, as design strategy 3-15
hints
  carry-save problems 8-61
  data format problems 8-62
  extreme outputs 8-62
  logic errors 8-56
  pipelining 8-60
  poor utilization 8-62
  rectifying poor timing 8-57
  reducing runtime and memory use 8-63
  rule violations 8-61
I
I/O constraints 6-4
I/O Summary, viewing 4-31
Include Path synthesis option 4-15
included files, path 4-15
Incremental Mapping (Design Compiler menu) 4-24
  info function 4-29
input files 4-6, 4-10 to 4-12, 5-3
  comments 5-4
  editing 4-10
  finding 4-11
  function definition 5-5
  macros 5-4
  module definition 5-4
  path to included files 4-15
  retrieving parameters from 4-12
input flow control 5-30 to 5-38
input operands, viewing 4-31
input registering limitation 11-16
input statement, module inputs 5-7
inputs
  bitwise functions 9-37
  converting 6-42
  delaying 10-19
  demultiplexing 6-52
Design Compiler 4-24
feedback 5-47
general layout 5-3
inversion 9-38
module 5-7
Module Compiler 3-11, 3-13, 3-14
parameters 4-7
sign extension 9-38
substitution 5-31
to functions 5-46
installation
definition 2-4
platform requirements 2-2
testing 2-14
instances
definition 3-18
names
  changing during optimization 4-24
  naming conventions 4-14, 8-12
  optimization 3-15
integer expressions 6-8
integer variables
  integer expressions 6-8
  rules for 5-16 to 5-20
internal rounding 9-13
inverters, library requirements 7-15

K
keyboard shortcuts for editing 4-39
keywords
  error 5-56
  global 5-24
  info 5-55
  integer 5-24
string 5-21, 5-24
warning 5-55
wire 5-24

L
language parsers, setting options 4-14
Language synthesis menu option 4-14
latches
  library requirements 7-17
  recommended cells 7-17
latency
  automatic pipelining 3-27
  controlling 3-21
  design issue 3-19
  deskewing 3-22, 8-60
  hiding 6-41, 8-60
  in sequential circuits 3-19
  minimizing 3-21
latency, resolving 10-13
Library Browser 4-12
library functionality 7-11
library functions 5-54
Library menu 4-35
Library menu options 4-35 to 4-36
library of functions 6-10
Library Options dialog box 4-35
library order limitation 2-13
Library Report 4-33, 7-20 to 7-28
  don’t use cells 7-27
  equivalent cells 7-28
  generic cells 7-26
  pseudocells 7-27
  sample 7-21
  synthesis cells 7-27
  untyped cells 7-27
  wire load models 7-26
licenses needed
  clock gating 13-2
  Module Compiler 2-2, 13-2
licensing 2-2
load isolation 6-58
loading
  constraints 6-4
  derating model 7-9
local cache 2-16
Local Iterations
  quick-set 4-17
  setting 4-19
log file
  contents 8-4
  naming 4-37
    obtaining information, using
      the -l option 8-4
      the -logmode option 8-4
      the -m option 8-4
log window
  clearing 4-33
  contents 4-5
  setting height 4-38
logic errors 8-56
logic optimization, controlling 8-66
logic optimization, enabling/disabling 3-28, 6-78
logical operators 6-30
loops (replicate, repl) 5-34
loops, pipelining in 3-22
M
macro preprocessor 5-27 to 5-30
  #define 5-28
  #ifdef 5-29
  #include 5-29
macros, defining 5-4
makeMcLibCache 2-16, 2-20
Map Effort (Design Compiler menu) 4-25
mapping to technology-specific cells 7-26
Max Input Load synthesis option 4-16
Max Messages, entering 4-37
MCDIR variable 2-7
mc.env file 2-8, 2-11
  black box support 6-55
constraint precedence 12-9
created 2-24
dc_shell, not used with 11-7
dc_shell-t, limitation 11-17
definition 2-6
mcenv utility 2-26
pseudocells 2-16
register naming 8-20
variables, shared 2-9, 2-10
mcenv utility 2-24, 2-25, 2-26, 2-27
mcenv utility, using 11-6
MCENVDIR variable 2-8
MCLIBDIR variable 2-7
memory usage, reducing 8-63
messages
  error 5-56
  fatal error 5-56
  functions for printing 5-54
  information 5-55
  limiting number 4-37
  types of 5-54
  warning 5-55
    with info function 4-29
missing data 3-32
Module Compiler Express functions 4-12
Module Compiler Language 5-3
  #define 5-28
  #ifdef 5-29
  #include 5-29
addition operators 6-25
argument declaration 5-7
assignment operator (=) 6-23
async attributes 6-17
async set-reset flip-flop support 6-13
black box support 6-54
buffer 6-59
built-in and library functions 5-53
carrysave 6-28, 6-29
comparison operators 6-33
components 5-3
constants 6-7
constants, types of 5-22
creating a video processor 6-84
critical path analysis 6-82
critmode 6-82
critpath 6-82, 6-83
dcopt 6-79
decoder function 6-41
delay 6-44, 6-75
delay goals 6-76
delstate 6-47, 10-24
demultiplexing 6-52
demux 6-52
Design Compiler 6-79
direct sign extension 6-28
directives and attributes 5-25
dirext 6-28
disablepath 6-82
enablepath 6-82, 6-83
ensreg 6-46
eqreg, eqreg1, eqreg2 6-46, 10-18
example, creating a video processor 6-84
fatype 6-28
final adder types 6-28
flip-flops with active-high clear 6-15
format conversion circuits 6-41
function library 6-10
functions based on addition 6-29
general layout of input 5-3
generic cell library 6-61
group attribute 6-75
group names 6-80
groups, naming 6-69
groups, using 6-68
I/O constraints 6-4
if/else 5-32
input flow control 5-30
inserting netlists into the design 6-63
integer conversion (normalize) 6-42
integer operators 5-16
integer variables 5-16, 6-8
isolate 6-58
join 6-61
logic optimizer 6-78
logical operators 6-30
logical, reduction, shift, and MUX operators 6-30
logopt 6-78
loops (replicate, repl) 5-34
macro preprocessor 5-27
mag 6-29
matching latency 10-18
maxtreedepth 6-27
mcgen_fa1a 6-62
messages 5-54
module definition 6-3
module parameters 6-5
modules 5-6, 5-7
multiplexing 6-38
multp 6-29
multtype 6-28
muxtype 6-38
naming modules 6-3
netlists 6-63
norm and norm1 6-44
operands 6-8
operator precedence 5-12
optimizing performance and area 6-85
optimizing with Design Compiler 6-79
overview 5-3
pipeline 6-76, 10-10
pipeline loaning 10-19
pipelining 10-10
preg 6-45, 6-74
reduction operators 6-32
report control 6-79
report functions 6-80
rotate 6-34
round 6-28
sat, sati (saturation functions) 6-42
saturation function 6-41
scan cells 6-47
selectop 6-34
sequential circuits 6-44
sequential functions 6-45
sgmnult 6-29
shift 6-34
showgroup 6-80
signal concatenation 6-60
signal manipulation functions 6-58
signal operators 5-12
signals connected to clear and preset 6-15
sreg 6-45, 6-46, 6-74
state registers 6-46
string operators 5-20
string variables 5-20
substitution construct 5-31
synthesis attributes 6-25
technology-specific cells 6-63
three-state drivers 6-61
user-defined critical paths 6-82
using 6-3 to 6-78
using groups 6-68
using multiple clocks 6-74
variables 5-8
modules
building, flow 3-9
constraints 6-4
declaring arguments 5-7
defining 5-5, 5-7
I/O constraints 6-4
naming 6-3
parameters, specifying 6-5
reuse 3-15
signal interface 6-4
More Options (Synthesis menu) 4-15
MSB 6-8
multiplexers
ANDOR-based 6-39
decoders 6-41
recommended cells 7-16
specifying 6-40
three-state-based 6-40
using selectop 6-34
multiplexing
using the ?: conditional operator 6-38
multiplication
adders 9-8
using Wallace trees 3-20
multipliers
Booth-encoded 7-20, 9-8
constant 9-10
errors 9-16
non-Booth-encoded 9-8
recommended cells 7-20
signed 9-10
specifying with multtype 6-28
N
named opconds
derating models 7-9
finding valid 7-26
setting 4-36
names
controlling 3-32, 8-17
during optimization 4-24
function input and outputs 8-16
group 6-69
instance 4-24, 8-12
naming conventions
generating instance names in lowercase 8-14
generating net names in lowercase 8-15
naming conventions, overview 8-12
net 8-14
registers 8-19, 8-32
Use Group Names 4-14
wire 8-15
NAND 9-38
netlists
EDIF 8-11
inserting into the design 6-63
naming conventions 8-12
generating net names in lowercase 8-14
recommended cells 7-17
seeing available 4-12
Verilog 8-8
viewing 4-32
network
  attributes
    area 3-24
    overview 3-18
    summary 3-14
    timing 3-18
  objects 3-14, 3-17
  postprocessing 8-49
newline, entering in string 5-21
non-Booth-encoded multipliers, adders 9-8
None, Min, Normal, or Full optimization values 4-18
NOR 9-38
Normal/Verbose 4-29
normalization of inputs 6-42
not-equal-to test 6-33, 6-92
numeric representation 3-25

obsolete constructs 4-15
octal constants 5-22, 6-7
operands
  concatenation 6-60
  conversion 6-42
  converting value range 6-41
  data format problems 8-62
  definition 3-17
  format 3-25, 6-8
  normalizing 6-42
  viewing summary 4-31
operating conditions
  named opconds 7-9
  pseudocells 2-16
  setting 4-35
  viewing 4-32
  viewing model 4-36
operators
  addition 6-25
  assignment 6-23
  comparison 6-33
  conditional operator 6-38
  definition 3-17
  logical 6-30
  precedence 5-11
  reduction 6-32
  rotate 6-34
  shift 6-34
  signal operators 5-11
  string 5-21
optimization
  aborting 4-25
  area 6-85
  carry-propagate adders 9-23
  controlling 3-18
  criteria 3-29, 4-7
  delay attribute 6-75
  description 3-15
  Design Compiler 8-51
  Equalization Iterations 4-19
  Global Equalization 4-19
  Global Iterations 4-19
  groups 6-79
  iterations 4-19
  Local Iterations 4-19
  menu 4-17
  Optimize button 4-6
  overview 3-10
  performance 6-85
  quick-set options 4-17
  selecting steps 4-20
  session settings 4-9
  specifying criterion 4-7
  starting 4-34
  status display 4-25, 4-38
  steps
    defined 8-64
    order of, automatic 8-64
Optimization menu 4-17 to 4-26
optimization support, size only 6-66
optimization values
  None, Min, Normal, and Full 4-18
optimized ripple adders 9-27
options menu 4-37
options, setting 4-37
options, setting Library menu 4-35 to 4-36
OR 6-30, 9-37
outload attribute 4-16
output files 8-2 to 8-69
  generating 8-2
  using the -b option 8-3
  using the -l option 8-3
  using the -r option 8-3
  using the -t option 8-3
  using the -v option 8-3
Output Load synthesis option 4-16
output operands, viewing 4-31
outputs
  function 5-48
  generating reports 4-34
  module 5-7
  Module Compiler 3-11, 3-13, 8-2 to 8-69
  postprocessing 8-49
  summary of files 8-2
  synthesis 4-16
overview, Module Compiler 1-2 to 1-8

Wallace trees 3-20
pipeline
  attribute 6-76
  loaning 10-19 to 10-24
  register-instance names 8-30
  registers 3-21, 6-44, 10-18
  slack 4-16
  synthesis option 4-14
Pipeline Slack synthesis option 4-16
Pipeline synthesis menu option 4-14
pipelining
  automatic 3-22, 3-27, 10-10
  capabilities 10-2
  equalization functions 10-18
  flows 10-9
  functions
    eqreg 10-18
    eqreg1 10-18
    eqreg2 10-18
    equalization 10-18
  groups 6-76
  hints for using 8-60
  input latency 10-16
  input registering 10-4
  latency
    input 10-16
    matching 10-18
    output 10-10
  manual 6-45, 10-9
  matching latency 10-18
  output registering 10-4
  resolving latency
    ResolveLatency 10-13
    ResolveLatencyLoop 10-13
  slack for automatic 4-16
  user-specified output latency 10-10
platform requirements 2-2
ports
  mapping 6-67
  specifying 6-67
postprocessing networks 8-49

parameter iteration file 4-7
parameter iteration file limitation 11-17
parameters
  module 4-7
  module, specifying 6-5
  parameter iteration file 4-7
  retrieving 4-12
parsers, setting options 4-14
performance
  hints for improving 8-53 to 8-69
  timing 3-19

platform requirements 2-2
Power Compiler, using Module Compiler netlist
power, optimization criterion 3-29
precedence
  global variables 5-24
  operators 5-12
properties file (dont_use cells) 2-28
pseudocell cache library, global 2-19
pseudocells
  automated generation 2-18
  building libraries 2-14
  flattening 4-19, 4-21
  flow diagram 2-15
  generation 2-16
  global cache 2-16
  global pseudocell cache library 2-19
  local cache 2-16
  McLibCache flow 2-19
  optimization 4-20, 4-21
  prebuild 2-16
  viewing loaded cells 7-27

Q
querying variable values 2-27
Quickstart 2-12
quotes, entering in strings 5-21

R
RAMs, in Design Compiler 8-51
reduction operators 6-32
registering, input and output 10-4
registers
  names 8-19
  pipeline 6-44
  shift 6-46
  state 6-44, 6-46
regularity of structures 4-14
replicate and repl constructs 5-34, 8-54
Report Constraints command (Design Compiler) 4-24
reports 8-2 to 8-69
controlling 6-79
critical path analysis 6-82
debugging names 4-28
Design Compiler 8-12
Design Report 4-27
EDIF Netlist 4-28, 8-11
Gen Reports button 4-6
generating 4-26 to 4-29, 4-34
group analysis 6-80
log file 8-4
Normal mode 4-29
overview 3-10
requesting more information 8-41
summary 8-2
table file 8-11
user-defined critical paths 8-43
user-defined group reports 8-40
Verbose mode 4-29, 8-4
Verilog Behavioral file 8-8
Verilog Behavioral model 4-27
Verilog Netlist 4-27, 8-8
viewing reports 4-29 to 4-33
Reports menu 4-26 to 4-29
required cell sets 7-11
resistance models 7-10
resolving latency 10-13
results analysis 8-2 to 8-69
critical path analysis 6-82
EDIF Netlist 8-11
log file 8-4
overview 3-10
requesting group information 6-82
simulation files 8-34
table file 8-11
Verilog Behavioral file 8-8
Verilog Behavioral model 4-27
Verilog Netlist 8-8
Retime, setting 4-22
ripple adders 9-25, 9-27
ripple_alt adders 9-25, 9-27
rotators
  recommended cells 7-16
  rotate operator 6-34
  using selectop 6-34
rounding
  internal 9-13
  simple 9-11
running Design Compiler 4-23 to 4-25, 8-49
runtime, reducing 4-24, 8-63

S
scalar setup times 7-7
scan cells
  final netlist 6-49
  limitations, style 6-50
  scan chain 6-51
  sequential designs, synthesizing 6-48
  support 6-48
  synthesizing sequential designs 6-48
  test 6-47
  user-instantiated 6-50
scan chain 6-51
scan test mode
  flip-flop conversion 3-31
  methodologies, Module Compiler support 3-31
  recommended cells 7-17
  scan attribute 6-47
  Scan Test Mode synthesis menu option 4-14
SDC (see Synopsys Design Constraints)
semicolons in statements 5-7
sequential circuits
  clocks 3-29
  describing 6-44
  timing 3-19
sequential functions 6-45
sequential models 7-11
session file (.dps) 2-25
session settings 4-9
sessions
  defined 2-25
  loading and saving 4-9, 4-11
setting general options 4-37
setting options 4-10
setup times 7-7
setup.csh 2-6, 2-11, 2-13
shift operators 6-34
shift registers 6-46
shifters
  recommended cell 7-16
  using selectop 6-34
showgroup function 8-40
sign extension
  direct 9-7
  Module Compiler algorithm 9-5
  using 6-28
signal concatenation 6-60
signal connected to clear or preset 6-15
signal expressions, integer variables 5-19
signal functions 5-54
signal inputs
  declaring 5-7
  to functions 5-46
signal manipulation functions 6-58 to 6-61
signal operators 5-11
signal outputs
  declaring 5-7
  from functions 5-48
  names 8-15
signal variables, rules for 5-11
signals
  accessing a bit range 5-12
  as operands 3-17
  carry-save 9-32
  data format problems 8-62
  names 8-15
  signed multipliers 9-10
  signed numbers 3-25
Sim Debug Mode 3-32, 4-28, 8-29, 8-36
simulation
  behavioral files 8-34
  Verilog gate-level netlist 8-36
size, optimization criterion 3-29
skew, clocks 3-19
squaring circuits 9-11
stalling flip-flops 10-12
standard load (unit) 7-4
starting Module Compiler 3-3
  using the command-line interface 3-4
  using the GUI 3-3
  using the -tech switch 2-13
state registers 3-21, 6-44, 6-46
statements
  semicolons in 5-7
  types of 5-7
statistics
  viewing 4-30
Stats (View menu) 4-30
status display 4-16
  maximum flip-flops 4-38
  optimization 4-25
  setting area units 4-38
  setting maximum latency 4-38
  setting maximum number of bars 4-38
  synthesis 4-16
status window 4-5
Steps, optimization 4-20
Strict Parsing submenu, synthesis menu
  options 4-15
string keyword 5-21
string variables, global 5-24
strings
  operators 5-21
  passing as arguments 5-21
  using 5-21
  variables 5-20 to 5-22
substitution construct 5-31
subtraction, adders 9-7

Syn Behavioral Code (Design Compiler menu) 4-24
synlibcond 7-9
Synopsys Common Licensing 2-2
Synopsys Design Constraints (SDC) commands 12-2
  constraint precedence 12-9
  defined 12-2
  format 12-2
  stand-alone environment 12-7
  units 12-4
  using the -sdc option 12-7
  with Module Compiler 12-5
Synopsys tools, other 1-7
synthesis
  aborting 4-17
  Build Regular Trees 4-14
  cells, in technology library 7-27
  controlling 3-18
  delay attribute 6-75
  description 3-15
  design description 5-5
  Include Path 4-15
  inputs 4-6
  interrupt on warning 4-14
  Max Input Load 4-16
Module Compiler Express functions 4-12
  optimization criteria 4-6
  options 4-15
  Output Load 4-16
  overview 3-10
  pipeline option 4-14
  reporting status 8-4
  session settings 4-9
  setting options 4-14
  starting 4-34
  status display 4-16, 4-38
  Synthesize button 4-6
Synthesis menu 4-13 to 4-17
synthesis options 4-14
Synthesize button 4-6
synthesized functions, buffering 3-28
system administration 2-4, 2-10, 2-14

T

tab, entering in string 5-21
table file 8-11
Table Summary
  clearing 4-33
  viewing 4-31
technology library
  building pseudocell libraries 2-14
  CBA 3-24
  CBA and non-CBA 7-4
  cell sets 7-11
delay, capacitance, and area units 7-4
derating load models 7-9
don't use cells 7-27
equivalent cells 7-28
functionality 7-3
generic cell library 6-61
generic cells 7-26
loading 3-9
location 2-6
options 4-35
pseudocells 7-27
reports 7-20
resistance models 7-10
sequential models 7-11
setup and hold time models 7-7
specifying 2-13
support 7-3 to 7-28
Synopsys .db format 3-24
synthesis cells 7-27
timing models 7-5
untyped cells 7-27
using 7-1 to 7-28
using the -tech option 2-13
viewing available cells 4-12
viewing information 4-33
viewing options 4-35
wire load models 7-7, 7-26
technology-specific environment variables 2-9
temporary variables
definition 5-13
testing installation 2-14
testing, designer control 3-31
three-state drivers 6-61
three-state-based multiplexers 6-40
time-scale setting
  controlling 8-8
  values for controlling the precision unit 8-10
  values for controlling the reference unit 8-9
timing
  constraints
    I/O 6-4
    units 7-4
  continuous time delay 3-20
  controlling latency 3-21
debugging 8-57
  group delay goal 4-19
  groups, definition 3-17
  hints for improving 8-57
  logic optimization 3-28
  models 7-5
  optimization 8-68
  optimization criterion 3-29
  overview 3-19
  reports 8-50
  sequential circuits 3-19
  synthesis 3-20
Top Level Mode synthesis menu option 4-14

U

units
  delay 7-4
  load values 7-4
  loading constraints 7-4
  standard load 7-4
  technology library 7-4
  technology-independent 7-4
timing constraints 7-4
UNIX environment variables 2-7
unsigned numbers, representing 3-25
untyped cells 7-27
usage summary of cell 4-31
Use Group Names 3-32, 8-36
Use Group Names synthesis menu option 4-14
User Quickstart 2-12
user quickstart 2-12
user-defined critical paths, viewing 4-31
using
  command-line interface 3-4
  user quickstart 2-12

V
variable argument lists 5-43
variables
  environment 2-7
  global 5-24
  integer variables 5-16 to 5-20, 6-8
  naming 5-8
  naming local 5-51
  passing into functions 5-49
  precedence 5-24
  rules for using 5-8
  signal variables 5-9, 5-11
  string variables 5-20 to 5-22
verbose mode 8-4
Verilog Behavioral file 8-8
Verilog Behavioral model
  generating 4-27
  viewing 4-32
Verilog Netlist 8-8, 8-36
  generating 4-27
  viewing 4-32
VHDL support
  behavioral description 8-38
  configurations 8-40
  entity generation, disabling 8-39
  functions, internally defined 8-40
  gate-level description 8-38
  standard libraries 8-36
  technology libraries 8-37
video processors, creating 6-84
View menu 4-29 to 4-33
viewing reports and output 4-29 to 4-33
viewing reports and statistics 4-29 to 4-33

W
Wallace trees
  algorithm 9-22
  generation 6-31
  multiplication 3-20
  reducing inputs 9-22, 9-38
  uses 3-20
warning messages 5-55
warnings
  interrupt synthesis for 4-14
  toggle display 4-15
width function 5-53
wire keyword 5-24
wire load models
  finding valid 7-26
  Module Compiler support 7-7
  names 7-8
  pseudocells 2-16
  setting 4-35
  used in Module Compiler 3-19
wires
  format conversion 6-41
  global 5-24
  naming 8-12, 8-15
  resistance 7-10

X
XOR 6-30, 9-37
XOR trees, library requirements 7-18
XOR trees, recommended cells 7-18